armada-370-db.dts 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159
  1. /*
  2. * Device Tree file for Marvell Armada 370 evaluation board
  3. * (DB-88F6710-BP-DDR3)
  4. *
  5. * Copyright (C) 2012 Marvell
  6. *
  7. * Lior Amsalem <alior@marvell.com>
  8. * Gregory CLEMENT <gregory.clement@free-electrons.com>
  9. * Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
  10. *
  11. * This file is licensed under the terms of the GNU General Public
  12. * License version 2. This program is licensed "as is" without any
  13. * warranty of any kind, whether express or implied.
  14. */
  15. /dts-v1/;
  16. #include "armada-370.dtsi"
  17. / {
  18. model = "Marvell Armada 370 Evaluation Board";
  19. compatible = "marvell,a370-db", "marvell,armada370", "marvell,armada-370-xp";
  20. chosen {
  21. bootargs = "console=ttyS0,115200 earlyprintk";
  22. };
  23. memory {
  24. device_type = "memory";
  25. reg = <0x00000000 0x40000000>; /* 1 GB */
  26. };
  27. soc {
  28. ranges = <MBUS_ID(0xf0, 0x01) 0 0xd0000000 0x100000
  29. MBUS_ID(0x01, 0xe0) 0 0xfff00000 0x100000>;
  30. internal-regs {
  31. serial@12000 {
  32. status = "okay";
  33. };
  34. sata@a0000 {
  35. nr-ports = <2>;
  36. status = "okay";
  37. };
  38. mdio {
  39. pinctrl-0 = <&mdio_pins>;
  40. pinctrl-names = "default";
  41. phy0: ethernet-phy@0 {
  42. reg = <0>;
  43. };
  44. phy1: ethernet-phy@1 {
  45. reg = <1>;
  46. };
  47. };
  48. ethernet@70000 {
  49. pinctrl-0 = <&ge0_rgmii_pins>;
  50. pinctrl-names = "default";
  51. status = "okay";
  52. phy = <&phy0>;
  53. phy-mode = "rgmii-id";
  54. };
  55. ethernet@74000 {
  56. pinctrl-0 = <&ge1_rgmii_pins>;
  57. pinctrl-names = "default";
  58. status = "okay";
  59. phy = <&phy1>;
  60. phy-mode = "rgmii-id";
  61. };
  62. i2c@11000 {
  63. pinctrl-0 = <&i2c0_pins>;
  64. pinctrl-names = "default";
  65. clock-frequency = <100000>;
  66. status = "okay";
  67. audio_codec: audio-codec@4a {
  68. compatible = "cirrus,cs42l51";
  69. reg = <0x4a>;
  70. };
  71. };
  72. audio-controller@30000 {
  73. pinctrl-0 = <&i2s_pins2>;
  74. pinctrl-names = "default";
  75. status = "okay";
  76. };
  77. mvsdio@d4000 {
  78. pinctrl-0 = <&sdio_pins1>;
  79. pinctrl-names = "default";
  80. /*
  81. * This device is disabled by default, because
  82. * using the SD card connector requires
  83. * changing the default CON40 connector
  84. * "DB-88F6710_MPP_2xRGMII_DEVICE_Jumper" to a
  85. * different connector
  86. * "DB-88F6710_MPP_RGMII_SD_Jumper".
  87. */
  88. status = "disabled";
  89. /* No CD or WP GPIOs */
  90. broken-cd;
  91. };
  92. usb@50000 {
  93. status = "okay";
  94. };
  95. usb@51000 {
  96. status = "okay";
  97. };
  98. spi0: spi@10600 {
  99. status = "okay";
  100. spi-flash@0 {
  101. #address-cells = <1>;
  102. #size-cells = <1>;
  103. compatible = "mx25l25635e";
  104. reg = <0>; /* Chip select 0 */
  105. spi-max-frequency = <50000000>;
  106. };
  107. };
  108. };
  109. pcie-controller {
  110. status = "okay";
  111. /*
  112. * The two PCIe units are accessible through
  113. * both standard PCIe slots and mini-PCIe
  114. * slots on the board.
  115. */
  116. pcie@1,0 {
  117. /* Port 0, Lane 0 */
  118. status = "okay";
  119. };
  120. pcie@2,0 {
  121. /* Port 1, Lane 0 */
  122. status = "okay";
  123. };
  124. };
  125. };
  126. sound {
  127. compatible = "marvell,a370db-audio";
  128. marvell,audio-controller = <&audio_controller>;
  129. marvell,audio-codec = <&audio_codec &spdif_out &spdif_in>;
  130. status = "okay";
  131. };
  132. spdif_out: spdif-out {
  133. compatible = "linux,spdif-dit";
  134. };
  135. spdif_in: spdif-in {
  136. compatible = "linux,spdif-dir";
  137. };
  138. };