at91sam9x5_macb0.dtsi 2.2 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667
  1. /*
  2. * at91sam9x5_macb0.dtsi - Device Tree Include file for AT91SAM9x5 SoC with 1
  3. * Ethernet interface.
  4. *
  5. * Copyright (C) 2013 Boris BREZILLON <b.brezillon@overkiz.com>
  6. *
  7. * Licensed under GPLv2.
  8. */
  9. #include <dt-bindings/pinctrl/at91.h>
  10. #include <dt-bindings/interrupt-controller/irq.h>
  11. / {
  12. ahb {
  13. apb {
  14. pinctrl@fffff400 {
  15. macb0 {
  16. pinctrl_macb0_rmii: macb0_rmii-0 {
  17. atmel,pins =
  18. <AT91_PIOB 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB0 periph A */
  19. AT91_PIOB 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB1 periph A */
  20. AT91_PIOB 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB2 periph A */
  21. AT91_PIOB 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB3 periph A */
  22. AT91_PIOB 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB4 periph A */
  23. AT91_PIOB 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB5 periph A */
  24. AT91_PIOB 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB6 periph A */
  25. AT91_PIOB 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB7 periph A */
  26. AT91_PIOB 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB9 periph A */
  27. AT91_PIOB 10 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB10 periph A */
  28. };
  29. pinctrl_macb0_rmii_mii: macb0_rmii_mii-0 {
  30. atmel,pins =
  31. <AT91_PIOB 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB8 periph A */
  32. AT91_PIOB 11 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB11 periph A */
  33. AT91_PIOB 12 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB12 periph A */
  34. AT91_PIOB 13 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB13 periph A */
  35. AT91_PIOB 14 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB14 periph A */
  36. AT91_PIOB 15 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB15 periph A */
  37. AT91_PIOB 16 AT91_PERIPH_A AT91_PINCTRL_NONE /* PB16 periph A */
  38. AT91_PIOB 17 AT91_PERIPH_A AT91_PINCTRL_NONE>; /* PB17 periph A */
  39. };
  40. };
  41. };
  42. pmc: pmc@fffffc00 {
  43. periphck {
  44. macb0_clk: macb0_clk {
  45. #clock-cells = <0>;
  46. reg = <24>;
  47. };
  48. };
  49. };
  50. macb0: ethernet@f802c000 {
  51. compatible = "cdns,at32ap7000-macb", "cdns,macb";
  52. reg = <0xf802c000 0x100>;
  53. interrupts = <24 IRQ_TYPE_LEVEL_HIGH 3>;
  54. pinctrl-names = "default";
  55. pinctrl-0 = <&pinctrl_macb0_rmii>;
  56. clocks = <&macb0_clk>, <&macb0_clk>;
  57. clock-names = "hclk", "pclk";
  58. status = "disabled";
  59. };
  60. };
  61. };
  62. };