at91sam9x5_usart3.dtsi 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566
  1. /*
  2. * at91sam9x5_usart3.dtsi - Device Tree Include file for AT91SAM9x5 SoC with
  3. * 4 USART.
  4. *
  5. * Copyright (C) 2013 Boris BREZILLON <b.brezillon@overkiz.com>
  6. *
  7. * Licensed under GPLv2.
  8. */
  9. #include <dt-bindings/pinctrl/at91.h>
  10. #include <dt-bindings/interrupt-controller/irq.h>
  11. / {
  12. aliases {
  13. serial4 = &usart3;
  14. };
  15. ahb {
  16. apb {
  17. pinctrl@fffff400 {
  18. usart3 {
  19. pinctrl_usart3: usart3-0 {
  20. atmel,pins =
  21. <AT91_PIOC 22 AT91_PERIPH_B AT91_PINCTRL_PULL_UP /* PC22 periph B with pullup */
  22. AT91_PIOC 23 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PC23 periph B */
  23. };
  24. pinctrl_usart3_rts: usart3_rts-0 {
  25. atmel,pins =
  26. <AT91_PIOC 24 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PC24 periph B */
  27. };
  28. pinctrl_usart3_cts: usart3_cts-0 {
  29. atmel,pins =
  30. <AT91_PIOC 25 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PC25 periph B */
  31. };
  32. pinctrl_usart3_sck: usart3_sck-0 {
  33. atmel,pins =
  34. <AT91_PIOC 26 AT91_PERIPH_B AT91_PINCTRL_NONE>; /* PC26 periph B */
  35. };
  36. };
  37. };
  38. pmc: pmc@fffffc00 {
  39. periphck {
  40. usart3_clk: usart3_clk {
  41. #clock-cells = <0>;
  42. reg = <8>;
  43. };
  44. };
  45. };
  46. usart3: serial@f8028000 {
  47. compatible = "atmel,at91sam9260-usart";
  48. reg = <0xf8028000 0x200>;
  49. interrupts = <8 IRQ_TYPE_LEVEL_HIGH 5>;
  50. pinctrl-names = "default";
  51. pinctrl-0 = <&pinctrl_usart3>;
  52. clocks = <&usart3_clk>;
  53. clock-names = "usart";
  54. status = "disabled";
  55. };
  56. };
  57. };
  58. };