bcm7445.dtsi 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111
  1. #include <dt-bindings/interrupt-controller/arm-gic.h>
  2. #include "skeleton.dtsi"
  3. / {
  4. #address-cells = <2>;
  5. #size-cells = <2>;
  6. model = "Broadcom STB (bcm7445)";
  7. compatible = "brcm,bcm7445", "brcm,brcmstb";
  8. interrupt-parent = <&gic>;
  9. chosen {
  10. bootargs = "console=ttyS0,115200 earlyprintk";
  11. };
  12. cpus {
  13. #address-cells = <1>;
  14. #size-cells = <0>;
  15. cpu@0 {
  16. compatible = "brcm,brahma-b15";
  17. device_type = "cpu";
  18. enable-method = "brcm,brahma-b15";
  19. reg = <0>;
  20. };
  21. cpu@1 {
  22. compatible = "brcm,brahma-b15";
  23. device_type = "cpu";
  24. enable-method = "brcm,brahma-b15";
  25. reg = <1>;
  26. };
  27. cpu@2 {
  28. compatible = "brcm,brahma-b15";
  29. device_type = "cpu";
  30. enable-method = "brcm,brahma-b15";
  31. reg = <2>;
  32. };
  33. cpu@3 {
  34. compatible = "brcm,brahma-b15";
  35. device_type = "cpu";
  36. enable-method = "brcm,brahma-b15";
  37. reg = <3>;
  38. };
  39. };
  40. gic: interrupt-controller@ffd00000 {
  41. compatible = "brcm,brahma-b15-gic", "arm,cortex-a15-gic";
  42. reg = <0x00 0xffd01000 0x00 0x1000>,
  43. <0x00 0xffd02000 0x00 0x2000>,
  44. <0x00 0xffd04000 0x00 0x2000>,
  45. <0x00 0xffd06000 0x00 0x2000>;
  46. interrupt-controller;
  47. #interrupt-cells = <3>;
  48. };
  49. timer {
  50. compatible = "arm,armv7-timer";
  51. interrupts = <GIC_PPI 13 (GIC_CPU_MASK_RAW(15) | IRQ_TYPE_LEVEL_LOW)>,
  52. <GIC_PPI 14 (GIC_CPU_MASK_RAW(15) | IRQ_TYPE_LEVEL_LOW)>,
  53. <GIC_PPI 11 (GIC_CPU_MASK_RAW(15) | IRQ_TYPE_LEVEL_LOW)>,
  54. <GIC_PPI 10 (GIC_CPU_MASK_RAW(15) | IRQ_TYPE_LEVEL_LOW)>;
  55. };
  56. rdb {
  57. #address-cells = <1>;
  58. #size-cells = <1>;
  59. compatible = "simple-bus";
  60. ranges = <0 0x00 0xf0000000 0x1000000>;
  61. serial@40ab00 {
  62. compatible = "ns16550a";
  63. reg = <0x40ab00 0x20>;
  64. reg-shift = <2>;
  65. reg-io-width = <4>;
  66. interrupts = <GIC_SPI 75 IRQ_TYPE_LEVEL_HIGH>;
  67. clock-frequency = <0x4d3f640>;
  68. };
  69. sun_top_ctrl: syscon@404000 {
  70. compatible = "brcm,bcm7445-sun-top-ctrl",
  71. "syscon";
  72. reg = <0x404000 0x51c>;
  73. };
  74. hif_cpubiuctrl: syscon@3e2400 {
  75. compatible = "brcm,bcm7445-hif-cpubiuctrl",
  76. "syscon";
  77. reg = <0x3e2400 0x5b4>;
  78. };
  79. hif_continuation: syscon@452000 {
  80. compatible = "brcm,bcm7445-hif-continuation",
  81. "syscon";
  82. reg = <0x452000 0x100>;
  83. };
  84. };
  85. smpboot {
  86. compatible = "brcm,brcmstb-smpboot";
  87. syscon-cpu = <&hif_cpubiuctrl 0x88 0x178>;
  88. syscon-cont = <&hif_continuation>;
  89. };
  90. reboot {
  91. compatible = "brcm,brcmstb-reboot";
  92. syscon = <&sun_top_ctrl 0x304 0x308>;
  93. };
  94. };