hip04-d01.dts 718 B

1234567891011121314151617181920212223242526272829303132
  1. /*
  2. * Copyright (C) 2013-2014 Linaro Ltd.
  3. * Author: Haojian Zhuang <haojian.zhuang@linaro.org>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * publishhed by the Free Software Foundation.
  8. */
  9. /dts-v1/;
  10. #include "hip04.dtsi"
  11. / {
  12. /* memory bus is 64-bit */
  13. #address-cells = <2>;
  14. #size-cells = <2>;
  15. model = "Hisilicon D01 Development Board";
  16. compatible = "hisilicon,hip04-d01";
  17. memory@00000000,10000000 {
  18. device_type = "memory";
  19. reg = <0x00000000 0x10000000 0x00000000 0xc0000000>,
  20. <0x00000004 0xc0000000 0x00000003 0x40000000>;
  21. };
  22. soc {
  23. uart0: uart@4007000 {
  24. status = "ok";
  25. };
  26. };
  27. };