imx27-apf27dev.dts 5.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243
  1. /*
  2. * Copyright 2013 Armadeus Systems - <support@armadeus.com>
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. /* APF27Dev is a docking board for the APF27 SOM */
  12. #include "imx27-apf27.dts"
  13. / {
  14. model = "Armadeus Systems APF27Dev docking/development board";
  15. compatible = "armadeus,imx27-apf27dev", "armadeus,imx27-apf27", "fsl,imx27";
  16. display: display {
  17. model = "Chimei-LW700AT9003";
  18. native-mode = <&timing0>;
  19. bits-per-pixel = <16>; /* non-standard but required */
  20. fsl,pcr = <0xfae80083>; /* non-standard but required */
  21. display-timings {
  22. timing0: 800x480 {
  23. clock-frequency = <33000033>;
  24. hactive = <800>;
  25. vactive = <480>;
  26. hback-porch = <96>;
  27. hfront-porch = <96>;
  28. vback-porch = <20>;
  29. vfront-porch = <21>;
  30. hsync-len = <64>;
  31. vsync-len = <4>;
  32. };
  33. };
  34. };
  35. gpio-keys {
  36. compatible = "gpio-keys";
  37. pinctrl-names = "default";
  38. pinctrl-0 = <&pinctrl_gpio_keys>;
  39. user-key {
  40. label = "user";
  41. gpios = <&gpio6 13 GPIO_ACTIVE_HIGH>;
  42. linux,code = <276>; /* BTN_EXTRA */
  43. };
  44. };
  45. leds {
  46. compatible = "gpio-leds";
  47. pinctrl-names = "default";
  48. pinctrl-0 = <&pinctrl_gpio_leds>;
  49. user {
  50. label = "Heartbeat";
  51. gpios = <&gpio6 14 GPIO_ACTIVE_HIGH>;
  52. linux,default-trigger = "heartbeat";
  53. };
  54. };
  55. };
  56. &cspi1 {
  57. fsl,spi-num-chipselects = <1>;
  58. cs-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>;
  59. pinctrl-names = "default";
  60. pinctrl-0 = <&pinctrl_cspi1 &pinctrl_cspi1_cs>;
  61. status = "okay";
  62. adc@0 {
  63. compatible = "maxim,max1027";
  64. reg = <0>;
  65. interrupt-parent = <&gpio5>;
  66. interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
  67. pinctrl-names = "default";
  68. pinctrl-0 = <&pinctrl_max1027>;
  69. spi-max-frequency = <10000000>;
  70. };
  71. };
  72. &cspi2 {
  73. fsl,spi-num-chipselects = <3>;
  74. cs-gpios = <&gpio4 21 GPIO_ACTIVE_LOW>,
  75. <&gpio4 27 GPIO_ACTIVE_LOW>,
  76. <&gpio2 17 GPIO_ACTIVE_LOW>;
  77. pinctrl-names = "default";
  78. pinctrl-0 = <&pinctrl_cspi2 &pinctrl_cspi2_cs>;
  79. status = "okay";
  80. };
  81. &fb {
  82. display = <&display>;
  83. fsl,dmacr = <0x00020010>;
  84. pinctrl-names = "default";
  85. pinctrl-0 = <&pinctrl_imxfb1>;
  86. status = "okay";
  87. };
  88. &i2c1 {
  89. clock-frequency = <400000>;
  90. pinctrl-names = "default";
  91. pinctrl-0 = <&pinctrl_i2c1>;
  92. status = "okay";
  93. rtc@68 {
  94. compatible = "dallas,ds1374";
  95. reg = <0x68>;
  96. };
  97. };
  98. &i2c2 {
  99. pinctrl-names = "default";
  100. pinctrl-0 = <&pinctrl_i2c2>;
  101. status = "okay";
  102. };
  103. &iomuxc {
  104. imx27-apf27dev {
  105. pinctrl_cspi1: cspi1grp {
  106. fsl,pins = <
  107. MX27_PAD_CSPI1_MISO__CSPI1_MISO 0x0
  108. MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0
  109. MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0
  110. >;
  111. };
  112. pinctrl_cspi1_cs: cspi1csgrp {
  113. fsl,pins = <MX27_PAD_CSPI1_SS0__GPIO4_28 0x0>;
  114. };
  115. pinctrl_cspi2: cspi2grp {
  116. fsl,pins = <
  117. MX27_PAD_CSPI2_MISO__CSPI2_MISO 0x0
  118. MX27_PAD_CSPI2_MOSI__CSPI2_MOSI 0x0
  119. MX27_PAD_CSPI2_SCLK__CSPI2_SCLK 0x0
  120. >;
  121. };
  122. pinctrl_cspi2_cs: cspi2csgrp {
  123. fsl,pins = <
  124. MX27_PAD_CSI_D5__GPIO2_17 0x0
  125. MX27_PAD_CSPI2_SS0__GPIO4_21 0x0
  126. MX27_PAD_CSPI1_SS1__GPIO4_27 0x0
  127. >;
  128. };
  129. pinctrl_gpio_leds: gpioledsgrp {
  130. fsl,pins = <MX27_PAD_PC_VS1__GPIO6_14 0x0>;
  131. };
  132. pinctrl_gpio_keys: gpiokeysgrp {
  133. fsl,pins = <MX27_PAD_PC_VS2__GPIO6_13 0x0>;
  134. };
  135. pinctrl_imxfb1: imxfbgrp {
  136. fsl,pins = <
  137. MX27_PAD_CLS__CLS 0x0
  138. MX27_PAD_CONTRAST__CONTRAST 0x0
  139. MX27_PAD_LD0__LD0 0x0
  140. MX27_PAD_LD1__LD1 0x0
  141. MX27_PAD_LD2__LD2 0x0
  142. MX27_PAD_LD3__LD3 0x0
  143. MX27_PAD_LD4__LD4 0x0
  144. MX27_PAD_LD5__LD5 0x0
  145. MX27_PAD_LD6__LD6 0x0
  146. MX27_PAD_LD7__LD7 0x0
  147. MX27_PAD_LD8__LD8 0x0
  148. MX27_PAD_LD9__LD9 0x0
  149. MX27_PAD_LD10__LD10 0x0
  150. MX27_PAD_LD11__LD11 0x0
  151. MX27_PAD_LD12__LD12 0x0
  152. MX27_PAD_LD13__LD13 0x0
  153. MX27_PAD_LD14__LD14 0x0
  154. MX27_PAD_LD15__LD15 0x0
  155. MX27_PAD_LD16__LD16 0x0
  156. MX27_PAD_LD17__LD17 0x0
  157. MX27_PAD_LSCLK__LSCLK 0x0
  158. MX27_PAD_OE_ACD__OE_ACD 0x0
  159. MX27_PAD_PS__PS 0x0
  160. MX27_PAD_REV__REV 0x0
  161. MX27_PAD_SPL_SPR__SPL_SPR 0x0
  162. MX27_PAD_HSYNC__HSYNC 0x0
  163. MX27_PAD_VSYNC__VSYNC 0x0
  164. >;
  165. };
  166. pinctrl_i2c1: i2c1grp {
  167. fsl,pins = <
  168. MX27_PAD_I2C_DATA__I2C_DATA 0x0
  169. MX27_PAD_I2C_CLK__I2C_CLK 0x0
  170. >;
  171. };
  172. pinctrl_i2c2: i2c2grp {
  173. fsl,pins = <
  174. MX27_PAD_I2C2_SDA__I2C2_SDA 0x0
  175. MX27_PAD_I2C2_SCL__I2C2_SCL 0x0
  176. >;
  177. };
  178. pinctrl_max1027: max1027 {
  179. fsl,pins = <
  180. MX27_PAD_UART1_CTS__GPIO5_14 0x0 /* CNVST */
  181. MX27_PAD_UART1_RTS__GPIO5_15 0x0 /* EOC */
  182. >;
  183. };
  184. pinctrl_pwm: pwmgrp {
  185. fsl,pins = <
  186. MX27_PAD_PWMO__PWMO 0x0
  187. >;
  188. };
  189. pinctrl_sdhc2: sdhc2grp {
  190. fsl,pins = <
  191. MX27_PAD_SD2_CLK__SD2_CLK 0x0
  192. MX27_PAD_SD2_CMD__SD2_CMD 0x0
  193. MX27_PAD_SD2_D0__SD2_D0 0x0
  194. MX27_PAD_SD2_D1__SD2_D1 0x0
  195. MX27_PAD_SD2_D2__SD2_D2 0x0
  196. MX27_PAD_SD2_D3__SD2_D3 0x0
  197. >;
  198. };
  199. pinctrl_sdhc2_cd: sdhc2cdgrp {
  200. fsl,pins = <MX27_PAD_TOUT__GPIO3_14 0x0>;
  201. };
  202. };
  203. };
  204. &sdhci2 {
  205. bus-width = <4>;
  206. cd-gpios = <&gpio3 14 GPIO_ACTIVE_HIGH>;
  207. pinctrl-names = "default";
  208. pinctrl-0 = <&pinctrl_sdhc2 &pinctrl_sdhc2_cd>;
  209. status = "okay";
  210. };
  211. &pwm {
  212. pinctrl-names = "default";
  213. pinctrl-0 = <&pinctrl_pwm>;
  214. };