imx35-pdk.dts 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768
  1. /*
  2. * Copyright 2013 Eukréa Electromatique <denis@eukrea.com>
  3. * Copyright 2014 Freescale Semiconductor, Inc.
  4. *
  5. * The code contained herein is licensed under the GNU General Public
  6. * License. You may obtain a copy of the GNU General Public License
  7. * Version 2 or later at the following locations:
  8. *
  9. * http://www.opensource.org/licenses/gpl-license.html
  10. * http://www.gnu.org/copyleft/gpl.html
  11. */
  12. /dts-v1/;
  13. #include "imx35.dtsi"
  14. / {
  15. model = "Freescale i.MX35 Product Development Kit";
  16. compatible = "fsl,imx35-pdk", "fsl,imx35";
  17. memory {
  18. reg = <0x80000000 0x8000000>,
  19. <0x90000000 0x8000000>;
  20. };
  21. };
  22. &esdhc1 {
  23. pinctrl-names = "default";
  24. pinctrl-0 = <&pinctrl_esdhc1>;
  25. status = "okay";
  26. };
  27. &iomuxc {
  28. imx35-pdk {
  29. pinctrl_esdhc1: esdhc1grp {
  30. fsl,pins = <
  31. MX35_PAD_SD1_CMD__ESDHC1_CMD 0x80000000
  32. MX35_PAD_SD1_CLK__ESDHC1_CLK 0x80000000
  33. MX35_PAD_SD1_DATA0__ESDHC1_DAT0 0x80000000
  34. MX35_PAD_SD1_DATA1__ESDHC1_DAT1 0x80000000
  35. MX35_PAD_SD1_DATA2__ESDHC1_DAT2 0x80000000
  36. MX35_PAD_SD1_DATA3__ESDHC1_DAT3 0x80000000
  37. >;
  38. };
  39. pinctrl_uart1: uart1grp {
  40. fsl,pins = <
  41. MX35_PAD_TXD1__UART1_TXD_MUX 0x1c5
  42. MX35_PAD_RXD1__UART1_RXD_MUX 0x1c5
  43. MX35_PAD_CTS1__UART1_CTS 0x1c5
  44. MX35_PAD_RTS1__UART1_RTS 0x1c5
  45. >;
  46. };
  47. };
  48. };
  49. &nfc {
  50. nand-bus-width = <16>;
  51. nand-ecc-mode = "hw";
  52. nand-on-flash-bbt;
  53. status = "okay";
  54. };
  55. &uart1 {
  56. pinctrl-names = "default";
  57. pinctrl-0 = <&pinctrl_uart1>;
  58. fsl,uart-has-rtscts;
  59. status = "okay";
  60. };