imx51-digi-connectcore-jsk.dts 2.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108
  1. /*
  2. * Copyright (C) 2014 Alexander Shiyan <shc_work@mail.ru>
  3. *
  4. * The code contained herein is licensed under the GNU General Public
  5. * License. You may obtain a copy of the GNU General Public License
  6. * Version 2 or later at the following locations:
  7. *
  8. * http://www.opensource.org/licenses/gpl-license.html
  9. * http://www.gnu.org/copyleft/gpl.html
  10. */
  11. #include "imx51-digi-connectcore-som.dtsi"
  12. / {
  13. model = "Digi ConnectCore CC(W)-MX51 JSK";
  14. compatible = "digi,connectcore-ccxmx51-jsk",
  15. "digi,connectcore-ccxmx51-som", "fsl,imx51";
  16. chosen {
  17. linux,stdout-path = &uart1;
  18. };
  19. };
  20. &owire {
  21. pinctrl-names = "default";
  22. pinctrl-0 = <&pinctrl_owire>;
  23. status = "okay";
  24. };
  25. &uart1 {
  26. pinctrl-names = "default";
  27. pinctrl-0 = <&pinctrl_uart1>;
  28. status = "okay";
  29. };
  30. &uart2 {
  31. pinctrl-names = "default";
  32. pinctrl-0 = <&pinctrl_uart2>;
  33. status = "okay";
  34. };
  35. &uart3 {
  36. pinctrl-names = "default";
  37. pinctrl-0 = <&pinctrl_uart3>;
  38. status = "okay";
  39. };
  40. &usbotg {
  41. dr_mode = "otg";
  42. status = "okay";
  43. };
  44. &usbh1 {
  45. pinctrl-names = "default";
  46. pinctrl-0 = <&pinctrl_usbh1>;
  47. dr_mode = "host";
  48. phy_type = "ulpi";
  49. disable-over-current;
  50. status = "okay";
  51. };
  52. &iomuxc {
  53. imx51-digi-connectcore-jsk {
  54. pinctrl_owire: owiregrp {
  55. fsl,pins = <
  56. MX51_PAD_OWIRE_LINE__OWIRE_LINE 0x40000000
  57. >;
  58. };
  59. pinctrl_uart1: uart1grp {
  60. fsl,pins = <
  61. MX51_PAD_UART1_RXD__UART1_RXD 0x1c5
  62. MX51_PAD_UART1_TXD__UART1_TXD 0x1c5
  63. >;
  64. };
  65. pinctrl_uart2: uart2grp {
  66. fsl,pins = <
  67. MX51_PAD_UART2_RXD__UART2_RXD 0x1c5
  68. MX51_PAD_UART2_TXD__UART2_TXD 0x1c5
  69. >;
  70. };
  71. pinctrl_uart3: uart3grp {
  72. fsl,pins = <
  73. MX51_PAD_UART3_RXD__UART3_RXD 0x1c5
  74. MX51_PAD_UART3_TXD__UART3_TXD 0x1c5
  75. >;
  76. };
  77. pinctrl_usbh1: usbh1grp {
  78. fsl,pins = <
  79. MX51_PAD_USBH1_DATA0__USBH1_DATA0 0x1e5
  80. MX51_PAD_USBH1_DATA1__USBH1_DATA1 0x1e5
  81. MX51_PAD_USBH1_DATA2__USBH1_DATA2 0x1e5
  82. MX51_PAD_USBH1_DATA3__USBH1_DATA3 0x1e5
  83. MX51_PAD_USBH1_DATA4__USBH1_DATA4 0x1e5
  84. MX51_PAD_USBH1_DATA5__USBH1_DATA5 0x1e5
  85. MX51_PAD_USBH1_DATA6__USBH1_DATA6 0x1e5
  86. MX51_PAD_USBH1_DATA7__USBH1_DATA7 0x1e5
  87. MX51_PAD_USBH1_CLK__USBH1_CLK 0x1e5
  88. MX51_PAD_USBH1_DIR__USBH1_DIR 0x1e5
  89. MX51_PAD_USBH1_NXT__USBH1_NXT 0x1e5
  90. MX51_PAD_USBH1_STP__USBH1_STP 0x1e5
  91. >;
  92. };
  93. };
  94. };