imx6qdl-microsom-ar8035.dtsi 2.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162
  1. /*
  2. * Copyright (C) 2013,2014 Russell King
  3. *
  4. * This describes the hookup for an AR8035 to the iMX6 on the SolidRun
  5. * MicroSOM.
  6. */
  7. &fec {
  8. pinctrl-names = "default";
  9. pinctrl-0 = <&pinctrl_microsom_enet_ar8035>;
  10. phy-mode = "rgmii";
  11. phy-reset-duration = <2>;
  12. phy-reset-gpios = <&gpio4 15 0>;
  13. status = "okay";
  14. };
  15. &iomuxc {
  16. enet {
  17. pinctrl_microsom_enet_ar8035: microsom-enet-ar8035 {
  18. fsl,pins = <
  19. MX6QDL_PAD_ENET_MDIO__ENET_MDIO 0x1b8b0
  20. MX6QDL_PAD_ENET_MDC__ENET_MDC 0x1b0b0
  21. /* AR8035 reset */
  22. MX6QDL_PAD_KEY_ROW4__GPIO4_IO15 0x130b0
  23. /* AR8035 interrupt */
  24. MX6QDL_PAD_DI0_PIN2__GPIO4_IO18 0x80000000
  25. /* GPIO16 -> AR8035 25MHz */
  26. MX6QDL_PAD_GPIO_16__ENET_REF_CLK 0xc0000000
  27. MX6QDL_PAD_RGMII_TXC__RGMII_TXC 0x80000000
  28. MX6QDL_PAD_RGMII_TD0__RGMII_TD0 0x1b030
  29. MX6QDL_PAD_RGMII_TD1__RGMII_TD1 0x1b030
  30. MX6QDL_PAD_RGMII_TD2__RGMII_TD2 0x1b030
  31. MX6QDL_PAD_RGMII_TD3__RGMII_TD3 0x1b030
  32. MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL 0x1b030
  33. /* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
  34. MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK 0x0a0b1
  35. /* AR8035 pin strapping: IO voltage: pull up */
  36. MX6QDL_PAD_RGMII_RXC__RGMII_RXC 0x1b030
  37. /* AR8035 pin strapping: PHYADDR#0: pull down */
  38. MX6QDL_PAD_RGMII_RD0__RGMII_RD0 0x13030
  39. /* AR8035 pin strapping: PHYADDR#1: pull down */
  40. MX6QDL_PAD_RGMII_RD1__RGMII_RD1 0x13030
  41. /* AR8035 pin strapping: MODE#1: pull up */
  42. MX6QDL_PAD_RGMII_RD2__RGMII_RD2 0x1b030
  43. /* AR8035 pin strapping: MODE#3: pull up */
  44. MX6QDL_PAD_RGMII_RD3__RGMII_RD3 0x1b030
  45. /* AR8035 pin strapping: MODE#0: pull down */
  46. MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL 0x13030
  47. /*
  48. * As the RMII pins are also connected to RGMII
  49. * so that an AR8030 can be placed, set these
  50. * to high-z with the same pulls as above.
  51. * Use the GPIO settings to avoid changing the
  52. * input select registers.
  53. */
  54. MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 0x03000
  55. MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 0x03000
  56. MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 0x03000
  57. >;
  58. };
  59. };
  60. };