kirkwood-98dx4122.dtsi 1.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. / {
  2. mbus {
  3. pciec: pcie-controller {
  4. compatible = "marvell,kirkwood-pcie";
  5. status = "disabled";
  6. device_type = "pci";
  7. #address-cells = <3>;
  8. #size-cells = <2>;
  9. bus-range = <0x00 0xff>;
  10. ranges =
  11. <0x82000000 0 0x40000 MBUS_ID(0xf0, 0x01) 0x40000 0 0x00002000
  12. 0x82000000 0x1 0 MBUS_ID(0x04, 0xe8) 0 1 0 /* Port 0.0 MEM */
  13. 0x81000000 0x1 0 MBUS_ID(0x04, 0xe0) 0 1 0 /* Port 0.0 IO */>;
  14. pcie0: pcie@1,0 {
  15. device_type = "pci";
  16. assigned-addresses = <0x82000800 0 0x00040000 0 0x2000>;
  17. reg = <0x0800 0 0 0 0>;
  18. #address-cells = <3>;
  19. #size-cells = <2>;
  20. #interrupt-cells = <1>;
  21. ranges = <0x82000000 0 0 0x82000000 0x1 0 1 0
  22. 0x81000000 0 0 0x81000000 0x1 0 1 0>;
  23. interrupt-map-mask = <0 0 0 0>;
  24. interrupt-map = <0 0 0 0 &intc 9>;
  25. marvell,pcie-port = <0>;
  26. marvell,pcie-lane = <0>;
  27. clocks = <&gate_clk 2>;
  28. status = "disabled";
  29. };
  30. };
  31. };
  32. ocp@f1000000 {
  33. pinctrl: pin-controller@10000 {
  34. compatible = "marvell,98dx4122-pinctrl";
  35. };
  36. };
  37. };
  38. &sata_phy0 {
  39. status = "disabled";
  40. };
  41. &sata_phy1 {
  42. status = "disabled";
  43. };