omap2420.dtsi 4.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197
  1. /*
  2. * Device Tree Source for OMAP2420 SoC
  3. *
  4. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. #include "omap2.dtsi"
  11. / {
  12. compatible = "ti,omap2420", "ti,omap2";
  13. ocp {
  14. prcm: prcm@48008000 {
  15. compatible = "ti,omap2-prcm";
  16. reg = <0x48008000 0x1000>;
  17. prcm_clocks: clocks {
  18. #address-cells = <1>;
  19. #size-cells = <0>;
  20. };
  21. prcm_clockdomains: clockdomains {
  22. };
  23. };
  24. scrm: scrm@48000000 {
  25. compatible = "ti,omap2-scrm";
  26. reg = <0x48000000 0x1000>;
  27. scrm_clocks: clocks {
  28. #address-cells = <1>;
  29. #size-cells = <0>;
  30. };
  31. scrm_clockdomains: clockdomains {
  32. };
  33. };
  34. counter32k: counter@48004000 {
  35. compatible = "ti,omap-counter32k";
  36. reg = <0x48004000 0x20>;
  37. ti,hwmods = "counter_32k";
  38. };
  39. omap2420_pmx: pinmux@48000030 {
  40. compatible = "ti,omap2420-padconf", "pinctrl-single";
  41. reg = <0x48000030 0x0113>;
  42. #address-cells = <1>;
  43. #size-cells = <0>;
  44. pinctrl-single,register-width = <8>;
  45. pinctrl-single,function-mask = <0x3f>;
  46. };
  47. gpio1: gpio@48018000 {
  48. compatible = "ti,omap2-gpio";
  49. reg = <0x48018000 0x200>;
  50. interrupts = <29>;
  51. ti,hwmods = "gpio1";
  52. ti,gpio-always-on;
  53. #gpio-cells = <2>;
  54. gpio-controller;
  55. #interrupt-cells = <2>;
  56. interrupt-controller;
  57. };
  58. gpio2: gpio@4801a000 {
  59. compatible = "ti,omap2-gpio";
  60. reg = <0x4801a000 0x200>;
  61. interrupts = <30>;
  62. ti,hwmods = "gpio2";
  63. ti,gpio-always-on;
  64. #gpio-cells = <2>;
  65. gpio-controller;
  66. #interrupt-cells = <2>;
  67. interrupt-controller;
  68. };
  69. gpio3: gpio@4801c000 {
  70. compatible = "ti,omap2-gpio";
  71. reg = <0x4801c000 0x200>;
  72. interrupts = <31>;
  73. ti,hwmods = "gpio3";
  74. ti,gpio-always-on;
  75. #gpio-cells = <2>;
  76. gpio-controller;
  77. #interrupt-cells = <2>;
  78. interrupt-controller;
  79. };
  80. gpio4: gpio@4801e000 {
  81. compatible = "ti,omap2-gpio";
  82. reg = <0x4801e000 0x200>;
  83. interrupts = <32>;
  84. ti,hwmods = "gpio4";
  85. ti,gpio-always-on;
  86. #gpio-cells = <2>;
  87. gpio-controller;
  88. #interrupt-cells = <2>;
  89. interrupt-controller;
  90. };
  91. gpmc: gpmc@6800a000 {
  92. compatible = "ti,omap2420-gpmc";
  93. reg = <0x6800a000 0x1000>;
  94. #address-cells = <2>;
  95. #size-cells = <1>;
  96. interrupts = <20>;
  97. gpmc,num-cs = <8>;
  98. gpmc,num-waitpins = <4>;
  99. ti,hwmods = "gpmc";
  100. };
  101. mcbsp1: mcbsp@48074000 {
  102. compatible = "ti,omap2420-mcbsp";
  103. reg = <0x48074000 0xff>;
  104. reg-names = "mpu";
  105. interrupts = <59>, /* TX interrupt */
  106. <60>; /* RX interrupt */
  107. interrupt-names = "tx", "rx";
  108. ti,hwmods = "mcbsp1";
  109. dmas = <&sdma 31>,
  110. <&sdma 32>;
  111. dma-names = "tx", "rx";
  112. status = "disabled";
  113. };
  114. mcbsp2: mcbsp@48076000 {
  115. compatible = "ti,omap2420-mcbsp";
  116. reg = <0x48076000 0xff>;
  117. reg-names = "mpu";
  118. interrupts = <62>, /* TX interrupt */
  119. <63>; /* RX interrupt */
  120. interrupt-names = "tx", "rx";
  121. ti,hwmods = "mcbsp2";
  122. dmas = <&sdma 33>,
  123. <&sdma 34>;
  124. dma-names = "tx", "rx";
  125. status = "disabled";
  126. };
  127. msdi1: mmc@4809c000 {
  128. compatible = "ti,omap2420-mmc";
  129. ti,hwmods = "msdi1";
  130. reg = <0x4809c000 0x80>;
  131. interrupts = <83>;
  132. dmas = <&sdma 61 &sdma 62>;
  133. dma-names = "tx", "rx";
  134. };
  135. mailbox: mailbox@48094000 {
  136. compatible = "ti,omap2-mailbox";
  137. reg = <0x48094000 0x200>;
  138. interrupts = <26>, <34>;
  139. interrupt-names = "dsp", "iva";
  140. ti,hwmods = "mailbox";
  141. ti,mbox-num-users = <4>;
  142. ti,mbox-num-fifos = <6>;
  143. mbox_dsp: dsp {
  144. ti,mbox-tx = <0 0 0>;
  145. ti,mbox-rx = <1 0 0>;
  146. };
  147. mbox_iva: iva {
  148. ti,mbox-tx = <2 1 3>;
  149. ti,mbox-rx = <3 1 3>;
  150. };
  151. };
  152. timer1: timer@48028000 {
  153. compatible = "ti,omap2420-timer";
  154. reg = <0x48028000 0x400>;
  155. interrupts = <37>;
  156. ti,hwmods = "timer1";
  157. ti,timer-alwon;
  158. };
  159. wd_timer2: wdt@48022000 {
  160. compatible = "ti,omap2-wdt";
  161. ti,hwmods = "wd_timer2";
  162. reg = <0x48022000 0x80>;
  163. };
  164. };
  165. };
  166. &i2c1 {
  167. compatible = "ti,omap2420-i2c";
  168. };
  169. &i2c2 {
  170. compatible = "ti,omap2420-i2c";
  171. };
  172. /include/ "omap24xx-clocks.dtsi"
  173. /include/ "omap2420-clocks.dtsi"