omap2430.dtsi 6.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299
  1. /*
  2. * Device Tree Source for OMAP243x SoC
  3. *
  4. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  5. *
  6. * This file is licensed under the terms of the GNU General Public License
  7. * version 2. This program is licensed "as is" without any warranty of any
  8. * kind, whether express or implied.
  9. */
  10. #include "omap2.dtsi"
  11. / {
  12. compatible = "ti,omap2430", "ti,omap2";
  13. ocp {
  14. prcm: prcm@49006000 {
  15. compatible = "ti,omap2-prcm";
  16. reg = <0x49006000 0x1000>;
  17. prcm_clocks: clocks {
  18. #address-cells = <1>;
  19. #size-cells = <0>;
  20. };
  21. prcm_clockdomains: clockdomains {
  22. };
  23. };
  24. scrm: scrm@49002000 {
  25. compatible = "ti,omap2-scrm";
  26. reg = <0x49002000 0x1000>;
  27. scrm_clocks: clocks {
  28. #address-cells = <1>;
  29. #size-cells = <0>;
  30. };
  31. scrm_clockdomains: clockdomains {
  32. };
  33. };
  34. counter32k: counter@49020000 {
  35. compatible = "ti,omap-counter32k";
  36. reg = <0x49020000 0x20>;
  37. ti,hwmods = "counter_32k";
  38. };
  39. omap2430_pmx: pinmux@49002030 {
  40. compatible = "ti,omap2430-padconf", "pinctrl-single";
  41. reg = <0x49002030 0x0154>;
  42. #address-cells = <1>;
  43. #size-cells = <0>;
  44. pinctrl-single,register-width = <8>;
  45. pinctrl-single,function-mask = <0x3f>;
  46. };
  47. omap2_scm_general: tisyscon@49002270 {
  48. compatible = "syscon";
  49. reg = <0x49002270 0x240>;
  50. };
  51. pbias_regulator: pbias_regulator {
  52. compatible = "ti,pbias-omap";
  53. reg = <0x230 0x4>;
  54. syscon = <&omap2_scm_general>;
  55. pbias_mmc_reg: pbias_mmc_omap2430 {
  56. regulator-name = "pbias_mmc_omap2430";
  57. regulator-min-microvolt = <1800000>;
  58. regulator-max-microvolt = <3000000>;
  59. };
  60. };
  61. gpio1: gpio@4900c000 {
  62. compatible = "ti,omap2-gpio";
  63. reg = <0x4900c000 0x200>;
  64. interrupts = <29>;
  65. ti,hwmods = "gpio1";
  66. ti,gpio-always-on;
  67. #gpio-cells = <2>;
  68. gpio-controller;
  69. #interrupt-cells = <2>;
  70. interrupt-controller;
  71. };
  72. gpio2: gpio@4900e000 {
  73. compatible = "ti,omap2-gpio";
  74. reg = <0x4900e000 0x200>;
  75. interrupts = <30>;
  76. ti,hwmods = "gpio2";
  77. ti,gpio-always-on;
  78. #gpio-cells = <2>;
  79. gpio-controller;
  80. #interrupt-cells = <2>;
  81. interrupt-controller;
  82. };
  83. gpio3: gpio@49010000 {
  84. compatible = "ti,omap2-gpio";
  85. reg = <0x49010000 0x200>;
  86. interrupts = <31>;
  87. ti,hwmods = "gpio3";
  88. ti,gpio-always-on;
  89. #gpio-cells = <2>;
  90. gpio-controller;
  91. #interrupt-cells = <2>;
  92. interrupt-controller;
  93. };
  94. gpio4: gpio@49012000 {
  95. compatible = "ti,omap2-gpio";
  96. reg = <0x49012000 0x200>;
  97. interrupts = <32>;
  98. ti,hwmods = "gpio4";
  99. ti,gpio-always-on;
  100. #gpio-cells = <2>;
  101. gpio-controller;
  102. #interrupt-cells = <2>;
  103. interrupt-controller;
  104. };
  105. gpio5: gpio@480b6000 {
  106. compatible = "ti,omap2-gpio";
  107. reg = <0x480b6000 0x200>;
  108. interrupts = <33>;
  109. ti,hwmods = "gpio5";
  110. #gpio-cells = <2>;
  111. gpio-controller;
  112. #interrupt-cells = <2>;
  113. interrupt-controller;
  114. };
  115. gpmc: gpmc@6e000000 {
  116. compatible = "ti,omap2430-gpmc";
  117. reg = <0x6e000000 0x1000>;
  118. #address-cells = <2>;
  119. #size-cells = <1>;
  120. interrupts = <20>;
  121. gpmc,num-cs = <8>;
  122. gpmc,num-waitpins = <4>;
  123. ti,hwmods = "gpmc";
  124. };
  125. mcbsp1: mcbsp@48074000 {
  126. compatible = "ti,omap2430-mcbsp";
  127. reg = <0x48074000 0xff>;
  128. reg-names = "mpu";
  129. interrupts = <64>, /* OCP compliant interrupt */
  130. <59>, /* TX interrupt */
  131. <60>, /* RX interrupt */
  132. <61>; /* RX overflow interrupt */
  133. interrupt-names = "common", "tx", "rx", "rx_overflow";
  134. ti,buffer-size = <128>;
  135. ti,hwmods = "mcbsp1";
  136. dmas = <&sdma 31>,
  137. <&sdma 32>;
  138. dma-names = "tx", "rx";
  139. status = "disabled";
  140. };
  141. mcbsp2: mcbsp@48076000 {
  142. compatible = "ti,omap2430-mcbsp";
  143. reg = <0x48076000 0xff>;
  144. reg-names = "mpu";
  145. interrupts = <16>, /* OCP compliant interrupt */
  146. <62>, /* TX interrupt */
  147. <63>; /* RX interrupt */
  148. interrupt-names = "common", "tx", "rx";
  149. ti,buffer-size = <128>;
  150. ti,hwmods = "mcbsp2";
  151. dmas = <&sdma 33>,
  152. <&sdma 34>;
  153. dma-names = "tx", "rx";
  154. status = "disabled";
  155. };
  156. mcbsp3: mcbsp@4808c000 {
  157. compatible = "ti,omap2430-mcbsp";
  158. reg = <0x4808c000 0xff>;
  159. reg-names = "mpu";
  160. interrupts = <17>, /* OCP compliant interrupt */
  161. <89>, /* TX interrupt */
  162. <90>; /* RX interrupt */
  163. interrupt-names = "common", "tx", "rx";
  164. ti,buffer-size = <128>;
  165. ti,hwmods = "mcbsp3";
  166. dmas = <&sdma 17>,
  167. <&sdma 18>;
  168. dma-names = "tx", "rx";
  169. status = "disabled";
  170. };
  171. mcbsp4: mcbsp@4808e000 {
  172. compatible = "ti,omap2430-mcbsp";
  173. reg = <0x4808e000 0xff>;
  174. reg-names = "mpu";
  175. interrupts = <18>, /* OCP compliant interrupt */
  176. <54>, /* TX interrupt */
  177. <55>; /* RX interrupt */
  178. interrupt-names = "common", "tx", "rx";
  179. ti,buffer-size = <128>;
  180. ti,hwmods = "mcbsp4";
  181. dmas = <&sdma 19>,
  182. <&sdma 20>;
  183. dma-names = "tx", "rx";
  184. status = "disabled";
  185. };
  186. mcbsp5: mcbsp@48096000 {
  187. compatible = "ti,omap2430-mcbsp";
  188. reg = <0x48096000 0xff>;
  189. reg-names = "mpu";
  190. interrupts = <19>, /* OCP compliant interrupt */
  191. <81>, /* TX interrupt */
  192. <82>; /* RX interrupt */
  193. interrupt-names = "common", "tx", "rx";
  194. ti,buffer-size = <128>;
  195. ti,hwmods = "mcbsp5";
  196. dmas = <&sdma 21>,
  197. <&sdma 22>;
  198. dma-names = "tx", "rx";
  199. status = "disabled";
  200. };
  201. mmc1: mmc@4809c000 {
  202. compatible = "ti,omap2-hsmmc";
  203. reg = <0x4809c000 0x200>;
  204. interrupts = <83>;
  205. ti,hwmods = "mmc1";
  206. ti,dual-volt;
  207. dmas = <&sdma 61>, <&sdma 62>;
  208. dma-names = "tx", "rx";
  209. pbias-supply = <&pbias_mmc_reg>;
  210. };
  211. mmc2: mmc@480b4000 {
  212. compatible = "ti,omap2-hsmmc";
  213. reg = <0x480b4000 0x200>;
  214. interrupts = <86>;
  215. ti,hwmods = "mmc2";
  216. dmas = <&sdma 47>, <&sdma 48>;
  217. dma-names = "tx", "rx";
  218. };
  219. mailbox: mailbox@48094000 {
  220. compatible = "ti,omap2-mailbox";
  221. reg = <0x48094000 0x200>;
  222. interrupts = <26>;
  223. ti,hwmods = "mailbox";
  224. ti,mbox-num-users = <4>;
  225. ti,mbox-num-fifos = <6>;
  226. mbox_dsp: dsp {
  227. ti,mbox-tx = <0 0 0>;
  228. ti,mbox-rx = <1 0 0>;
  229. };
  230. };
  231. timer1: timer@49018000 {
  232. compatible = "ti,omap2420-timer";
  233. reg = <0x49018000 0x400>;
  234. interrupts = <37>;
  235. ti,hwmods = "timer1";
  236. ti,timer-alwon;
  237. };
  238. mcspi3: mcspi@480b8000 {
  239. compatible = "ti,omap2-mcspi";
  240. ti,hwmods = "mcspi3";
  241. reg = <0x480b8000 0x100>;
  242. interrupts = <91>;
  243. dmas = <&sdma 15 &sdma 16 &sdma 23 &sdma 24>;
  244. dma-names = "tx0", "rx0", "tx1", "rx1";
  245. };
  246. usb_otg_hs: usb_otg_hs@480ac000 {
  247. compatible = "ti,omap2-musb";
  248. ti,hwmods = "usb_otg_hs";
  249. reg = <0x480ac000 0x1000>;
  250. interrupts = <93>;
  251. };
  252. wd_timer2: wdt@49016000 {
  253. compatible = "ti,omap2-wdt";
  254. ti,hwmods = "wd_timer2";
  255. reg = <0x49016000 0x80>;
  256. };
  257. };
  258. };
  259. &i2c1 {
  260. compatible = "ti,omap2430-i2c";
  261. };
  262. &i2c2 {
  263. compatible = "ti,omap2430-i2c";
  264. };
  265. /include/ "omap24xx-clocks.dtsi"
  266. /include/ "omap2430-clocks.dtsi"