omap3-cm-t3x.dtsi 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110
  1. /*
  2. * Common support for CompuLab CM-T3x CoMs
  3. */
  4. / {
  5. memory {
  6. device_type = "memory";
  7. reg = <0x80000000 0x10000000>; /* 256 MB */
  8. };
  9. leds {
  10. compatible = "gpio-leds";
  11. pinctrl-names = "default";
  12. pinctrl-0 = <&green_led_pins>;
  13. ledb {
  14. label = "cm-t3x:green";
  15. gpios = <&gpio6 26 GPIO_ACTIVE_HIGH>; /* gpio186 */
  16. linux,default-trigger = "heartbeat";
  17. };
  18. };
  19. /* HS USB Port 1 Power */
  20. hsusb1_power: hsusb1_power_reg {
  21. compatible = "regulator-fixed";
  22. regulator-name = "hsusb1_vbus";
  23. regulator-min-microvolt = <3300000>;
  24. regulator-max-microvolt = <3300000>;
  25. startup-delay-us = <70000>;
  26. };
  27. /* HS USB Port 2 Power */
  28. hsusb2_power: hsusb2_power_reg {
  29. compatible = "regulator-fixed";
  30. regulator-name = "hsusb2_vbus";
  31. regulator-min-microvolt = <3300000>;
  32. regulator-max-microvolt = <3300000>;
  33. startup-delay-us = <70000>;
  34. };
  35. /* HS USB Host PHY on PORT 1 */
  36. hsusb1_phy: hsusb1_phy {
  37. compatible = "usb-nop-xceiv";
  38. vcc-supply = <&hsusb1_power>;
  39. };
  40. /* HS USB Host PHY on PORT 2 */
  41. hsusb2_phy: hsusb2_phy {
  42. compatible = "usb-nop-xceiv";
  43. vcc-supply = <&hsusb2_power>;
  44. };
  45. };
  46. &omap3_pmx_core {
  47. uart3_pins: pinmux_uart3_pins {
  48. pinctrl-single,pins = <
  49. OMAP3_CORE1_IOPAD(0x219e, PIN_INPUT | MUX_MODE0) /* uart3_rx_irrx.uart3_rx_irrx */
  50. OMAP3_CORE1_IOPAD(0x21a0, PIN_OUTPUT | MUX_MODE0) /* uart3_tx_irtx.uart3_tx_irtx */
  51. >;
  52. };
  53. mmc1_pins: pinmux_mmc1_pins {
  54. pinctrl-single,pins = <
  55. OMAP3_CORE1_IOPAD(0x2144, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_clk.sdmmc1_clk */
  56. OMAP3_CORE1_IOPAD(0x2146, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_cmd.sdmmc1_cmd */
  57. OMAP3_CORE1_IOPAD(0x2148, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat0.sdmmc1_dat0 */
  58. OMAP3_CORE1_IOPAD(0x214a, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat1.sdmmc1_dat1 */
  59. OMAP3_CORE1_IOPAD(0x214c, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat2.sdmmc1_dat2 */
  60. OMAP3_CORE1_IOPAD(0x214e, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat3.sdmmc1_dat3 */
  61. >;
  62. };
  63. green_led_pins: pinmux_green_led_pins {
  64. pinctrl-single,pins = <
  65. OMAP3_CORE1_IOPAD(0x21e2, PIN_OUTPUT | MUX_MODE4) /* sys_clkout2.gpio_186 */
  66. >;
  67. };
  68. };
  69. &uart3 {
  70. pinctrl-names = "default";
  71. pinctrl-0 = <&uart3_pins>;
  72. };
  73. &mmc1 {
  74. pinctrl-names = "default";
  75. pinctrl-0 = <&mmc1_pins>;
  76. bus-width = <4>;
  77. };
  78. &mmc3 {
  79. status = "disabled";
  80. };
  81. &i2c1 {
  82. clock-frequency = <400000>;
  83. };
  84. &i2c3 {
  85. clock-frequency = <400000>;
  86. };
  87. &usbhshost {
  88. port1-mode = "ehci-phy";
  89. port2-mode = "ehci-phy";
  90. };
  91. &usbhsehci {
  92. phys = <&hsusb1_phy &hsusb2_phy>;
  93. };