omap3-ha-lcd.dts 4.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165
  1. /*
  2. * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
  3. * Copyright (C) 2014 Stefan Roese <sr@denx.de>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. */
  9. #include "omap3-ha-common.dtsi"
  10. / {
  11. model = "TI OMAP3 HEAD acoustics LCD-baseboard with TAO3530 SOM";
  12. compatible = "headacoustics,omap3-ha-lcd", "technexion,omap3-tao3530", "ti,omap34xx", "ti,omap3";
  13. };
  14. &omap3_pmx_core {
  15. pinctrl-names = "default";
  16. pinctrl-0 = <
  17. &hsusbb2_pins
  18. &powerdown_input_pins
  19. &fpga_boot0_pins
  20. &fpga_boot1_pins
  21. &led_blue_pins
  22. &led_green_pins
  23. &led_red_pins
  24. &touchscreen_wake_pins
  25. >;
  26. touchscreen_irq_pins: pinmux_touchscreen_irq_pins {
  27. pinctrl-single,pins = <
  28. OMAP3_CORE1_IOPAD(0x2164, PIN_INPUT_PULLUP | MUX_MODE4) /* gpio_136, Touchscreen IRQ */
  29. >;
  30. };
  31. touchscreen_wake_pins: pinmux_touchscreen_wake_pins {
  32. pinctrl-single,pins = <
  33. OMAP3_CORE1_IOPAD(0x212c, PIN_OUTPUT_PULLUP | MUX_MODE4) /* gpio_110, Touchscreen Wake */
  34. >;
  35. };
  36. dss_dpi_pins: pinmux_dss_dpi_pins {
  37. pinctrl-single,pins = <
  38. OMAP3_CORE1_IOPAD(0x20d4, PIN_OUTPUT | MUX_MODE0) /* dss_pclk.dss_pclk */
  39. OMAP3_CORE1_IOPAD(0x20d6, PIN_OUTPUT | MUX_MODE0) /* dss_hsync.dss_hsync */
  40. OMAP3_CORE1_IOPAD(0x20d8, PIN_OUTPUT | MUX_MODE0) /* dss_vsync.dss_vsync */
  41. OMAP3_CORE1_IOPAD(0x20da, PIN_OUTPUT | MUX_MODE0) /* dss_acbias.dss_acbias */
  42. OMAP3_CORE1_IOPAD(0x20dc, PIN_OUTPUT | MUX_MODE0) /* dss_data0.dss_data0 */
  43. OMAP3_CORE1_IOPAD(0x20de, PIN_OUTPUT | MUX_MODE0) /* dss_data1.dss_data1 */
  44. OMAP3_CORE1_IOPAD(0x20e0, PIN_OUTPUT | MUX_MODE0) /* dss_data2.dss_data2 */
  45. OMAP3_CORE1_IOPAD(0x20e2, PIN_OUTPUT | MUX_MODE0) /* dss_data3.dss_data3 */
  46. OMAP3_CORE1_IOPAD(0x20e4, PIN_OUTPUT | MUX_MODE0) /* dss_data4.dss_data4 */
  47. OMAP3_CORE1_IOPAD(0x20e6, PIN_OUTPUT | MUX_MODE0) /* dss_data5.dss_data5 */
  48. OMAP3_CORE1_IOPAD(0x20e8, PIN_OUTPUT | MUX_MODE0) /* dss_data6.dss_data6 */
  49. OMAP3_CORE1_IOPAD(0x20ea, PIN_OUTPUT | MUX_MODE0) /* dss_data7.dss_data7 */
  50. OMAP3_CORE1_IOPAD(0x20ec, PIN_OUTPUT | MUX_MODE0) /* dss_data8.dss_data8 */
  51. OMAP3_CORE1_IOPAD(0x20ee, PIN_OUTPUT | MUX_MODE0) /* dss_data9.dss_data9 */
  52. OMAP3_CORE1_IOPAD(0x20f0, PIN_OUTPUT | MUX_MODE0) /* dss_data10.dss_data10 */
  53. OMAP3_CORE1_IOPAD(0x20f2, PIN_OUTPUT | MUX_MODE0) /* dss_data11.dss_data11 */
  54. OMAP3_CORE1_IOPAD(0x20f4, PIN_OUTPUT | MUX_MODE0) /* dss_data12.dss_data12 */
  55. OMAP3_CORE1_IOPAD(0x20f6, PIN_OUTPUT | MUX_MODE0) /* dss_data13.dss_data13 */
  56. OMAP3_CORE1_IOPAD(0x20f8, PIN_OUTPUT | MUX_MODE0) /* dss_data14.dss_data14 */
  57. OMAP3_CORE1_IOPAD(0x20fa, PIN_OUTPUT | MUX_MODE0) /* dss_data15.dss_data15 */
  58. OMAP3_CORE1_IOPAD(0x20fc, PIN_OUTPUT | MUX_MODE0) /* dss_data16.dss_data16 */
  59. OMAP3_CORE1_IOPAD(0x20fe, PIN_OUTPUT | MUX_MODE0) /* dss_data17.dss_data17 */
  60. OMAP3_CORE1_IOPAD(0x2100, PIN_OUTPUT | MUX_MODE0) /* dss_data18.dss_data18 */
  61. OMAP3_CORE1_IOPAD(0x2102, PIN_OUTPUT | MUX_MODE0) /* dss_data19.dss_data19 */
  62. OMAP3_CORE1_IOPAD(0x2104, PIN_OUTPUT | MUX_MODE0) /* dss_data20.dss_data20 */
  63. OMAP3_CORE1_IOPAD(0x2106, PIN_OUTPUT | MUX_MODE0) /* dss_data21.dss_data21 */
  64. OMAP3_CORE1_IOPAD(0x2108, PIN_OUTPUT | MUX_MODE0) /* dss_data22.dss_data22 */
  65. OMAP3_CORE1_IOPAD(0x210a, PIN_OUTPUT | MUX_MODE0) /* dss_data23.dss_data23 */
  66. >;
  67. };
  68. lte430_pins: pinmux_lte430_pins {
  69. pinctrl-single,pins = <
  70. OMAP3_CORE1_IOPAD(0x2168, PIN_OUTPUT | MUX_MODE4) /* sdmmc2_dat6.gpio_138 */
  71. >;
  72. };
  73. backlight_pins: pinmux_backlight_pins {
  74. pinctrl-single,pins = <
  75. OMAP3_CORE1_IOPAD(0x216a, PIN_OUTPUT | MUX_MODE4) /* sdmmc2_dat7.gpio_139 */
  76. >;
  77. };
  78. };
  79. /* I2C2: mux'ed with GPIO168 which is connected to nKILL_POWER */
  80. &i2c2 {
  81. status = "disabled";
  82. };
  83. &i2c3 {
  84. clock-frequency = <100000>;
  85. pinctrl-names = "default";
  86. pinctrl-0 = <&i2c3_pins>;
  87. };
  88. /* Needed to power the DPI pins */
  89. &vpll2 {
  90. regulator-always-on;
  91. };
  92. &dss {
  93. status = "ok";
  94. pinctrl-names = "default";
  95. pinctrl-0 = <&dss_dpi_pins>;
  96. port {
  97. dpi_out: endpoint {
  98. remote-endpoint = <&lcd_in>;
  99. data-lines = <24>;
  100. };
  101. };
  102. };
  103. / {
  104. aliases {
  105. display0 = &lcd0;
  106. };
  107. lcd0: display@0 {
  108. compatible = "panel-dpi";
  109. label = "lcd";
  110. pinctrl-names = "default";
  111. pinctrl-0 = <&lte430_pins>;
  112. enable-gpios = <&gpio5 10 GPIO_ACTIVE_LOW>; /* gpio_138 */
  113. port {
  114. lcd_in: endpoint {
  115. remote-endpoint = <&dpi_out>;
  116. };
  117. };
  118. panel-timing {
  119. clock-frequency = <31250000>;
  120. hactive = <800>;
  121. vactive = <480>;
  122. hfront-porch = <40>;
  123. hback-porch = <86>;
  124. hsync-len = <1>;
  125. vback-porch = <30>;
  126. vfront-porch = <13>;
  127. vsync-len = <3>;
  128. hsync-active = <0>;
  129. vsync-active = <0>;
  130. de-active = <1>;
  131. pixelclk-active = <1>;
  132. };
  133. };
  134. backlight {
  135. compatible = "gpio-backlight";
  136. pinctrl-names = "default";
  137. pinctrl-0 = <&backlight_pins>;
  138. gpios = <&gpio5 11 GPIO_ACTIVE_HIGH>; /* gpio_139 */
  139. default-on;
  140. };
  141. };