omap3-overo-base.dtsi 6.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221
  1. /*
  2. * Copyright (C) 2012 Florian Vaussard, EPFL Mobots group
  3. *
  4. * This program is free software; you can redistribute it and/or modify
  5. * it under the terms of the GNU General Public License version 2 as
  6. * published by the Free Software Foundation.
  7. */
  8. /*
  9. * The Gumstix Overo must be combined with an expansion board.
  10. */
  11. / {
  12. pwmleds {
  13. compatible = "pwm-leds";
  14. overo {
  15. label = "overo:blue:COM";
  16. pwms = <&twl_pwmled 1 7812500>;
  17. max-brightness = <127>;
  18. linux,default-trigger = "mmc0";
  19. };
  20. };
  21. sound {
  22. compatible = "ti,omap-twl4030";
  23. ti,model = "overo";
  24. ti,mcbsp = <&mcbsp2>;
  25. ti,codec = <&twl_audio>;
  26. };
  27. /* HS USB Port 2 Power */
  28. hsusb2_power: hsusb2_power_reg {
  29. compatible = "regulator-fixed";
  30. regulator-name = "hsusb2_vbus";
  31. regulator-min-microvolt = <5000000>;
  32. regulator-max-microvolt = <5000000>;
  33. gpio = <&gpio6 8 0>; /* gpio_168: vbus enable */
  34. startup-delay-us = <70000>;
  35. enable-active-high;
  36. };
  37. /* HS USB Host PHY on PORT 2 */
  38. hsusb2_phy: hsusb2_phy {
  39. compatible = "usb-nop-xceiv";
  40. reset-gpios = <&gpio6 23 GPIO_ACTIVE_LOW>; /* gpio_183 */
  41. vcc-supply = <&hsusb2_power>;
  42. };
  43. /* Regulator to trigger the nPoweron signal of the Wifi module */
  44. w3cbw003c_npoweron: regulator-w3cbw003c-npoweron {
  45. compatible = "regulator-fixed";
  46. regulator-name = "regulator-w3cbw003c-npoweron";
  47. regulator-min-microvolt = <3300000>;
  48. regulator-max-microvolt = <3300000>;
  49. gpio = <&gpio2 22 GPIO_ACTIVE_HIGH>; /* gpio_54: nPoweron */
  50. enable-active-high;
  51. };
  52. /* Regulator to trigger the nReset signal of the Wifi module */
  53. w3cbw003c_wifi_nreset: regulator-w3cbw003c-wifi-nreset {
  54. pinctrl-names = "default";
  55. pinctrl-0 = <&w3cbw003c_pins &w3cbw003c_2_pins>;
  56. compatible = "regulator-fixed";
  57. regulator-name = "regulator-w3cbw003c-wifi-nreset";
  58. regulator-min-microvolt = <3300000>;
  59. regulator-max-microvolt = <3300000>;
  60. gpio = <&gpio1 16 GPIO_ACTIVE_HIGH>; /* gpio_16: WiFi nReset */
  61. startup-delay-us = <10000>;
  62. };
  63. /* Regulator to trigger the nReset signal of the Bluetooth module */
  64. w3cbw003c_bt_nreset: regulator-w3cbw003c-bt-nreset {
  65. compatible = "regulator-fixed";
  66. regulator-name = "regulator-w3cbw003c-bt-nreset";
  67. regulator-min-microvolt = <3300000>;
  68. regulator-max-microvolt = <3300000>;
  69. gpio = <&gpio6 4 GPIO_ACTIVE_HIGH>; /* gpio_164: BT nReset */
  70. startup-delay-us = <10000>;
  71. };
  72. };
  73. &omap3_pmx_core {
  74. pinctrl-names = "default";
  75. pinctrl-0 = <
  76. &hsusb2_pins
  77. >;
  78. uart2_pins: pinmux_uart2_pins {
  79. pinctrl-single,pins = <
  80. OMAP3_CORE1_IOPAD(0x216c, PIN_INPUT | MUX_MODE1) /* mcbsp3_dx.uart2_cts */
  81. OMAP3_CORE1_IOPAD(0x216e, PIN_OUTPUT | MUX_MODE1) /* mcbsp3_dr.uart2_rts */
  82. OMAP3_CORE1_IOPAD(0x2170, PIN_OUTPUT | MUX_MODE1) /* mcbsp3_clk.uart2_tx */
  83. OMAP3_CORE1_IOPAD(0x2172, PIN_INPUT | MUX_MODE1) /* mcbsp3_fsx.uart2_rx */
  84. >;
  85. };
  86. i2c1_pins: pinmux_i2c1_pins {
  87. pinctrl-single,pins = <
  88. OMAP3_CORE1_IOPAD(0x21ba, PIN_INPUT | MUX_MODE0) /* i2c1_scl.i2c1_scl */
  89. OMAP3_CORE1_IOPAD(0x21bc, PIN_INPUT | MUX_MODE0) /* i2c1_sda.i2c1_sda */
  90. >;
  91. };
  92. mmc1_pins: pinmux_mmc1_pins {
  93. pinctrl-single,pins = <
  94. OMAP3_CORE1_IOPAD(0x2144, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_clk.sdmmc1_clk */
  95. OMAP3_CORE1_IOPAD(0x2146, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_cmd.sdmmc1_cmd */
  96. OMAP3_CORE1_IOPAD(0x2148, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat0.sdmmc1_dat0 */
  97. OMAP3_CORE1_IOPAD(0x214a, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat1.sdmmc1_dat1 */
  98. OMAP3_CORE1_IOPAD(0x214c, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat2.sdmmc1_dat2 */
  99. OMAP3_CORE1_IOPAD(0x214e, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc1_dat3.sdmmc1_dat3 */
  100. >;
  101. };
  102. mmc2_pins: pinmux_mmc2_pins {
  103. pinctrl-single,pins = <
  104. OMAP3_CORE1_IOPAD(0x2158, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_clk.sdmmc2_clk */
  105. OMAP3_CORE1_IOPAD(0x215a, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_cmd.sdmmc2_cmd */
  106. OMAP3_CORE1_IOPAD(0x215c, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat0.sdmmc2_dat0 */
  107. OMAP3_CORE1_IOPAD(0x215e, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat1.sdmmc2_dat1 */
  108. OMAP3_CORE1_IOPAD(0x2160, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat2.sdmmc2_dat2 */
  109. OMAP3_CORE1_IOPAD(0x2162, PIN_INPUT_PULLUP | MUX_MODE0) /* sdmmc2_dat3.sdmmc2_dat3 */
  110. >;
  111. };
  112. /* WiFi/BT combo */
  113. w3cbw003c_pins: pinmux_w3cbw003c_pins {
  114. pinctrl-single,pins = <
  115. OMAP3_CORE1_IOPAD(0x20b4, PIN_OUTPUT | MUX_MODE4) /* gpmc_ncs3.gpio_54 */
  116. OMAP3_CORE1_IOPAD(0x219c, PIN_OUTPUT | MUX_MODE4) /* uart3_rts_sd.gpio_164 */
  117. >;
  118. };
  119. hsusb2_pins: pinmux_hsusb2_pins {
  120. pinctrl-single,pins = <
  121. OMAP3_CORE1_IOPAD(0x21d4, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi1_cs3.hsusb2_data2 */
  122. OMAP3_CORE1_IOPAD(0x21d6, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi2_clk.hsusb2_data7 */
  123. OMAP3_CORE1_IOPAD(0x21d8, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi2_simo.hsusb2_data4 */
  124. OMAP3_CORE1_IOPAD(0x21da, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi2_somi.hsusb2_data5 */
  125. OMAP3_CORE1_IOPAD(0x21dc, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi2_cs0.hsusb2_data6 */
  126. OMAP3_CORE1_IOPAD(0x21de, PIN_INPUT_PULLDOWN | MUX_MODE3) /* mcspi2_cs1.hsusb2_data3 */
  127. OMAP3_CORE1_IOPAD(0x21be, PIN_OUTPUT | MUX_MODE4) /* i2c2_scl.gpio_168 */
  128. OMAP3_CORE1_IOPAD(0x21c0, PIN_OUTPUT | MUX_MODE4) /* i2c2_sda.gpio_183 */
  129. >;
  130. };
  131. };
  132. &i2c1 {
  133. pinctrl-names = "default";
  134. pinctrl-0 = <&i2c1_pins>;
  135. clock-frequency = <2600000>;
  136. twl: twl@48 {
  137. reg = <0x48>;
  138. interrupts = <7>; /* SYS_NIRQ cascaded to intc */
  139. interrupt-parent = <&intc>;
  140. twl_audio: audio {
  141. compatible = "ti,twl4030-audio";
  142. codec {
  143. };
  144. };
  145. };
  146. };
  147. #include "twl4030.dtsi"
  148. #include "twl4030_omap3.dtsi"
  149. /* i2c2 pins are used for gpio */
  150. &i2c2 {
  151. status = "disabled";
  152. };
  153. /* on board microSD slot */
  154. &mmc1 {
  155. pinctrl-names = "default";
  156. pinctrl-0 = <&mmc1_pins>;
  157. vmmc-supply = <&vmmc1>;
  158. bus-width = <4>;
  159. };
  160. /* optional on board WiFi */
  161. &mmc2 {
  162. pinctrl-names = "default";
  163. pinctrl-0 = <&mmc2_pins>;
  164. vmmc-supply = <&w3cbw003c_npoweron>;
  165. vqmmc-supply = <&w3cbw003c_bt_nreset>;
  166. vmmc_aux-supply = <&w3cbw003c_wifi_nreset>;
  167. bus-width = <4>;
  168. cap-sdio-irq;
  169. non-removable;
  170. };
  171. &twl_gpio {
  172. ti,use-leds;
  173. };
  174. &usb_otg_hs {
  175. interface-type = <0>;
  176. usb-phy = <&usb2_phy>;
  177. phys = <&usb2_phy>;
  178. phy-names = "usb2-phy";
  179. mode = <3>;
  180. power = <50>;
  181. };
  182. &usbhshost {
  183. port2-mode = "ehci-phy";
  184. };
  185. &usbhsehci {
  186. phys = <0 &hsusb2_phy>;
  187. };
  188. &uart2 {
  189. pinctrl-names = "default";
  190. pinctrl-0 = <&uart2_pins>;
  191. };