Domů Procházet Nápověda
Přihlásit se
lechercheur123
/
Aquaris-M10-4G
1
0
Rozštěpit 0
Soubory Úkoly 0 Pull Requesty 0 Wiki
Strom: 30697f8dd8
Větve Značky
Aquaris-M10-4G
/
arch
/
arm
/
boot
/
dts
/
omap36xx.dtsi

omap36xx.dtsi 2.1 KB
Historie Surový

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495 
  1. /*
    2. 

  2.  * Device Tree Source for OMAP3 SoC
    3. 

  3.  *
    4. 

  4.  * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
    5. 

  5.  *
    6. 

  6.  * This file is licensed under the terms of the GNU General Public License
    7. 

  7.  * version 2.  This program is licensed "as is" without any warranty of any
    8. 

  8.  * kind, whether express or implied.
    9. 

  9.  */
    10. 

  10. 

  11. #include "omap3.dtsi"
    12. 

  12. 

  13. / {
    14. 

  14. 	aliases {
    15. 

  15. 		serial3 = &uart4;
    16. 

  16. 	};
    17. 

  17. 

  18. 	cpus {
    19. 

  19. 		/* OMAP3630/OMAP37xx 'standard device' variants OPP50 to OPP130 */
    20. 

  20. 		cpu@0 {
    21. 

  21. 			operating-points = <
    22. 

  22. 				/* kHz    uV */
    23. 

  23. 				300000  1012500
    24. 

  24. 				600000  1200000
    25. 

  25. 				800000  1325000
    26. 

  26. 			>;
    27. 

  27. 			clock-latency = <300000>; /* From legacy driver */
    28. 

  28. 		};
    29. 

  29. 	};
    30. 

  30. 

  31. 	ocp {
    32. 

  32. 		uart4: serial@49042000 {
    33. 

  33. 			compatible = "ti,omap3-uart";
    34. 

  34. 			reg = <0x49042000 0x400>;
    35. 

  35. 			interrupts = <80>;
    36. 

  36. 			dmas = <&sdma 81 &sdma 82>;
    37. 

  37. 			dma-names = "tx", "rx";
    38. 

  38. 			ti,hwmods = "uart4";
    39. 

  39. 			clock-frequency = <48000000>;
    40. 

  40. 		};
    41. 

  41. 

  42. 		abb_mpu_iva: regulator-abb-mpu {
    43. 

  43. 			compatible = "ti,abb-v1";
    44. 

  44. 			regulator-name = "abb_mpu_iva";
    45. 

  45. 			#address-cell = <0>;
    46. 

  46. 			#size-cells = <0>;
    47. 

  47. 			reg = <0x483072f0 0x8>, <0x48306818 0x4>;
    48. 

  48. 			reg-names = "base-address", "int-address";
    49. 

  49. 			ti,tranxdone-status-mask = <0x4000000>;
    50. 

  50. 			clocks = <&sys_ck>;
    51. 

  51. 			ti,settling-time = <30>;
    52. 

  52. 			ti,clock-cycles = <8>;
    53. 

  53. 			ti,abb_info = <
    54. 

  54. 			/*uV		ABB	efuse	rbb_m	fbb_m	vset_m*/
    55. 

  55. 			1012500		0	0	0	0	0
    56. 

  56. 			1200000		0	0	0	0	0
    57. 

  57. 			1325000		0	0	0	0	0
    58. 

  58. 			1375000		1	0	0	0	0
    59. 

  59. 			>;
    60. 

  60. 		};
    61. 

  61. 

  62. 		omap3_pmx_core2: pinmux@480025a0 {
    63. 

  63. 			compatible = "ti,omap3-padconf", "pinctrl-single";
    64. 

  64. 			reg = <0x480025a0 0x5c>;
    65. 

  65. 			#address-cells = <1>;
    66. 

  66. 			#size-cells = <0>;
    67. 

  67. 			#interrupt-cells = <1>;
    68. 

  68. 			interrupt-controller;
    69. 

  69. 			pinctrl-single,register-width = <16>;
    70. 

  70. 			pinctrl-single,function-mask = <0xff1f>;
    71. 

  71. 		};
    72. 

  72. 	};
    73. 

  73. };
    74. 

  74. 

  75. /* OMAP3630 needs dss_96m_fck for VENC */
    76. 

  76. &venc {
    77. 

  77. 	clocks = <&dss_tv_fck>, <&dss_96m_fck>;
    78. 

  78. 	clock-names = "fck", "tv_dac_clk";
    79. 

  79. };
    80. 

  80. 

  81. &ssi {
    82. 

  82. 	status = "ok";
    83. 

  83. 

  84. 	clocks = <&ssi_ssr_fck>,
    85. 

  85. 		 <&ssi_sst_fck>,
    86. 

  86. 		 <&ssi_ick>;
    87. 

  87. 	clock-names = "ssi_ssr_fck",
    88. 

  88. 		      "ssi_sst_fck",
    89. 

  89. 		      "ssi_ick";
    90. 

  90. };
    91. 

  91. 

  92. /include/ "omap34xx-omap36xx-clocks.dtsi"
    93. 

  93. /include/ "omap36xx-omap3430es2plus-clocks.dtsi"
    94. 

  94. /include/ "omap36xx-am35xx-omap3430es2plus-clocks.dtsi"
    95. 

  95. /include/ "omap36xx-clocks.dtsi"
    96.