vf610-cosmic.dts 1.9 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /*
  2. * Copyright 2013 Freescale Semiconductor, Inc.
  3. * Copyright 2013 Linaro Limited
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License as published by
  7. * the Free Software Foundation; either version 2 of the License, or
  8. * (at your option) any later version.
  9. */
  10. /dts-v1/;
  11. #include "vf610.dtsi"
  12. / {
  13. model = "PHYTEC Cosmic/Cosmic+ Board";
  14. compatible = "phytec,vf610-cosmic", "fsl,vf610";
  15. chosen {
  16. bootargs = "console=ttyLP1,115200";
  17. };
  18. memory {
  19. reg = <0x80000000 0x10000000>;
  20. };
  21. clocks {
  22. enet_ext {
  23. compatible = "fixed-clock";
  24. #clock-cells = <0>;
  25. clock-frequency = <50000000>;
  26. };
  27. };
  28. };
  29. &esdhc1 {
  30. pinctrl-names = "default";
  31. pinctrl-0 = <&pinctrl_esdhc1>;
  32. bus-width = <4>;
  33. status = "okay";
  34. };
  35. &fec1 {
  36. phy-mode = "rmii";
  37. pinctrl-names = "default";
  38. pinctrl-0 = <&pinctrl_fec1>;
  39. status = "okay";
  40. };
  41. &iomuxc {
  42. vf610-cosmic {
  43. pinctrl_esdhc1: esdhc1grp {
  44. fsl,pins = <
  45. VF610_PAD_PTA24__ESDHC1_CLK 0x31ef
  46. VF610_PAD_PTA25__ESDHC1_CMD 0x31ef
  47. VF610_PAD_PTA26__ESDHC1_DAT0 0x31ef
  48. VF610_PAD_PTA27__ESDHC1_DAT1 0x31ef
  49. VF610_PAD_PTA28__ESDHC1_DATA2 0x31ef
  50. VF610_PAD_PTA29__ESDHC1_DAT3 0x31ef
  51. VF610_PAD_PTB28__GPIO_98 0x219d
  52. >;
  53. };
  54. pinctrl_fec1: fec1grp {
  55. fsl,pins = <
  56. VF610_PAD_PTC9__ENET_RMII1_MDC 0x30d2
  57. VF610_PAD_PTC10__ENET_RMII1_MDIO 0x30d3
  58. VF610_PAD_PTC11__ENET_RMII1_CRS 0x30d1
  59. VF610_PAD_PTC12__ENET_RMII_RXD1 0x30d1
  60. VF610_PAD_PTC13__ENET_RMII1_RXD0 0x30d1
  61. VF610_PAD_PTC14__ENET_RMII1_RXER 0x30d1
  62. VF610_PAD_PTC15__ENET_RMII1_TXD1 0x30d2
  63. VF610_PAD_PTC16__ENET_RMII1_TXD0 0x30d2
  64. VF610_PAD_PTC17__ENET_RMII1_TXEN 0x30d2
  65. >;
  66. };
  67. pinctrl_uart1: uart1grp {
  68. fsl,pins = <
  69. VF610_PAD_PTB4__UART1_TX 0x21a2
  70. VF610_PAD_PTB5__UART1_RX 0x21a1
  71. >;
  72. };
  73. };
  74. };
  75. &uart1 {
  76. pinctrl-names = "default";
  77. pinctrl-0 = <&pinctrl_uart1>;
  78. status = "okay";
  79. };