xics.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163
  1. /*
  2. * Common definitions accross all variants of ICP and ICS interrupt
  3. * controllers.
  4. */
  5. #ifndef _XICS_H
  6. #define _XICS_H
  7. #include <linux/interrupt.h>
  8. #define XICS_IPI 2
  9. #define XICS_IRQ_SPURIOUS 0
  10. /* Want a priority other than 0. Various HW issues require this. */
  11. #define DEFAULT_PRIORITY 5
  12. /*
  13. * Mark IPIs as higher priority so we can take them inside interrupts
  14. * FIXME: still true now?
  15. */
  16. #define IPI_PRIORITY 4
  17. /* The least favored priority */
  18. #define LOWEST_PRIORITY 0xFF
  19. /* The number of priorities defined above */
  20. #define MAX_NUM_PRIORITIES 3
  21. /* Native ICP */
  22. #ifdef CONFIG_PPC_ICP_NATIVE
  23. extern int icp_native_init(void);
  24. extern void icp_native_flush_interrupt(void);
  25. #else
  26. static inline int icp_native_init(void) { return -ENODEV; }
  27. #endif
  28. /* PAPR ICP */
  29. #ifdef CONFIG_PPC_ICP_HV
  30. extern int icp_hv_init(void);
  31. #else
  32. static inline int icp_hv_init(void) { return -ENODEV; }
  33. #endif
  34. /* ICP ops */
  35. struct icp_ops {
  36. unsigned int (*get_irq)(void);
  37. void (*eoi)(struct irq_data *d);
  38. void (*set_priority)(unsigned char prio);
  39. void (*teardown_cpu)(void);
  40. void (*flush_ipi)(void);
  41. #ifdef CONFIG_SMP
  42. void (*cause_ipi)(int cpu, unsigned long data);
  43. irq_handler_t ipi_action;
  44. #endif
  45. };
  46. extern const struct icp_ops *icp_ops;
  47. /* Native ICS */
  48. extern int ics_native_init(void);
  49. /* RTAS ICS */
  50. #ifdef CONFIG_PPC_ICS_RTAS
  51. extern int ics_rtas_init(void);
  52. #else
  53. static inline int ics_rtas_init(void) { return -ENODEV; }
  54. #endif
  55. /* HAL ICS */
  56. #ifdef CONFIG_PPC_POWERNV
  57. extern int ics_opal_init(void);
  58. #else
  59. static inline int ics_opal_init(void) { return -ENODEV; }
  60. #endif
  61. /* ICS instance, hooked up to chip_data of an irq */
  62. struct ics {
  63. struct list_head link;
  64. int (*map)(struct ics *ics, unsigned int virq);
  65. void (*mask_unknown)(struct ics *ics, unsigned long vec);
  66. long (*get_server)(struct ics *ics, unsigned long vec);
  67. int (*host_match)(struct ics *ics, struct device_node *node);
  68. char data[];
  69. };
  70. /* Commons */
  71. extern unsigned int xics_default_server;
  72. extern unsigned int xics_default_distrib_server;
  73. extern unsigned int xics_interrupt_server_size;
  74. extern struct irq_domain *xics_host;
  75. struct xics_cppr {
  76. unsigned char stack[MAX_NUM_PRIORITIES];
  77. int index;
  78. };
  79. DECLARE_PER_CPU(struct xics_cppr, xics_cppr);
  80. static inline void xics_push_cppr(unsigned int vec)
  81. {
  82. struct xics_cppr *os_cppr = &__get_cpu_var(xics_cppr);
  83. if (WARN_ON(os_cppr->index >= MAX_NUM_PRIORITIES - 1))
  84. return;
  85. if (vec == XICS_IPI)
  86. os_cppr->stack[++os_cppr->index] = IPI_PRIORITY;
  87. else
  88. os_cppr->stack[++os_cppr->index] = DEFAULT_PRIORITY;
  89. }
  90. static inline unsigned char xics_pop_cppr(void)
  91. {
  92. struct xics_cppr *os_cppr = &__get_cpu_var(xics_cppr);
  93. if (WARN_ON(os_cppr->index < 1))
  94. return LOWEST_PRIORITY;
  95. return os_cppr->stack[--os_cppr->index];
  96. }
  97. static inline void xics_set_base_cppr(unsigned char cppr)
  98. {
  99. struct xics_cppr *os_cppr = &__get_cpu_var(xics_cppr);
  100. /* we only really want to set the priority when there's
  101. * just one cppr value on the stack
  102. */
  103. WARN_ON(os_cppr->index != 0);
  104. os_cppr->stack[0] = cppr;
  105. }
  106. static inline unsigned char xics_cppr_top(void)
  107. {
  108. struct xics_cppr *os_cppr = &__get_cpu_var(xics_cppr);
  109. return os_cppr->stack[os_cppr->index];
  110. }
  111. DECLARE_PER_CPU_SHARED_ALIGNED(unsigned long, xics_ipi_message);
  112. extern void xics_init(void);
  113. extern void xics_setup_cpu(void);
  114. extern void xics_update_irq_servers(void);
  115. extern void xics_set_cpu_giq(unsigned int gserver, unsigned int join);
  116. extern void xics_mask_unknown_vec(unsigned int vec);
  117. extern irqreturn_t xics_ipi_dispatch(int cpu);
  118. extern int xics_smp_probe(void);
  119. extern void xics_register_ics(struct ics *ics);
  120. extern void xics_teardown_cpu(void);
  121. extern void xics_kexec_teardown_cpu(int secondary);
  122. extern void xics_migrate_irqs_away(void);
  123. extern void icp_native_eoi(struct irq_data *d);
  124. #ifdef CONFIG_SMP
  125. extern int xics_get_irq_server(unsigned int virq, const struct cpumask *cpumask,
  126. unsigned int strict_check);
  127. #else
  128. #define xics_get_irq_server(virq, cpumask, strict_check) (xics_default_server)
  129. #endif
  130. #endif /* _XICS_H */