mv_sas.c 56 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206
  1. /*
  2. * Marvell 88SE64xx/88SE94xx main function
  3. *
  4. * Copyright 2007 Red Hat, Inc.
  5. * Copyright 2008 Marvell. <kewei@marvell.com>
  6. * Copyright 2009-2011 Marvell. <yuxiangl@marvell.com>
  7. *
  8. * This file is licensed under GPLv2.
  9. *
  10. * This program is free software; you can redistribute it and/or
  11. * modify it under the terms of the GNU General Public License as
  12. * published by the Free Software Foundation; version 2 of the
  13. * License.
  14. *
  15. * This program is distributed in the hope that it will be useful,
  16. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  17. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
  18. * General Public License for more details.
  19. *
  20. * You should have received a copy of the GNU General Public License
  21. * along with this program; if not, write to the Free Software
  22. * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307
  23. * USA
  24. */
  25. #include "mv_sas.h"
  26. static int mvs_find_tag(struct mvs_info *mvi, struct sas_task *task, u32 *tag)
  27. {
  28. if (task->lldd_task) {
  29. struct mvs_slot_info *slot;
  30. slot = task->lldd_task;
  31. *tag = slot->slot_tag;
  32. return 1;
  33. }
  34. return 0;
  35. }
  36. void mvs_tag_clear(struct mvs_info *mvi, u32 tag)
  37. {
  38. void *bitmap = mvi->tags;
  39. clear_bit(tag, bitmap);
  40. }
  41. void mvs_tag_free(struct mvs_info *mvi, u32 tag)
  42. {
  43. mvs_tag_clear(mvi, tag);
  44. }
  45. void mvs_tag_set(struct mvs_info *mvi, unsigned int tag)
  46. {
  47. void *bitmap = mvi->tags;
  48. set_bit(tag, bitmap);
  49. }
  50. inline int mvs_tag_alloc(struct mvs_info *mvi, u32 *tag_out)
  51. {
  52. unsigned int index, tag;
  53. void *bitmap = mvi->tags;
  54. index = find_first_zero_bit(bitmap, mvi->tags_num);
  55. tag = index;
  56. if (tag >= mvi->tags_num)
  57. return -SAS_QUEUE_FULL;
  58. mvs_tag_set(mvi, tag);
  59. *tag_out = tag;
  60. return 0;
  61. }
  62. void mvs_tag_init(struct mvs_info *mvi)
  63. {
  64. int i;
  65. for (i = 0; i < mvi->tags_num; ++i)
  66. mvs_tag_clear(mvi, i);
  67. }
  68. struct mvs_info *mvs_find_dev_mvi(struct domain_device *dev)
  69. {
  70. unsigned long i = 0, j = 0, hi = 0;
  71. struct sas_ha_struct *sha = dev->port->ha;
  72. struct mvs_info *mvi = NULL;
  73. struct asd_sas_phy *phy;
  74. while (sha->sas_port[i]) {
  75. if (sha->sas_port[i] == dev->port) {
  76. phy = container_of(sha->sas_port[i]->phy_list.next,
  77. struct asd_sas_phy, port_phy_el);
  78. j = 0;
  79. while (sha->sas_phy[j]) {
  80. if (sha->sas_phy[j] == phy)
  81. break;
  82. j++;
  83. }
  84. break;
  85. }
  86. i++;
  87. }
  88. hi = j/((struct mvs_prv_info *)sha->lldd_ha)->n_phy;
  89. mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[hi];
  90. return mvi;
  91. }
  92. int mvs_find_dev_phyno(struct domain_device *dev, int *phyno)
  93. {
  94. unsigned long i = 0, j = 0, n = 0, num = 0;
  95. struct mvs_device *mvi_dev = (struct mvs_device *)dev->lldd_dev;
  96. struct mvs_info *mvi = mvi_dev->mvi_info;
  97. struct sas_ha_struct *sha = dev->port->ha;
  98. while (sha->sas_port[i]) {
  99. if (sha->sas_port[i] == dev->port) {
  100. struct asd_sas_phy *phy;
  101. list_for_each_entry(phy,
  102. &sha->sas_port[i]->phy_list, port_phy_el) {
  103. j = 0;
  104. while (sha->sas_phy[j]) {
  105. if (sha->sas_phy[j] == phy)
  106. break;
  107. j++;
  108. }
  109. phyno[n] = (j >= mvi->chip->n_phy) ?
  110. (j - mvi->chip->n_phy) : j;
  111. num++;
  112. n++;
  113. }
  114. break;
  115. }
  116. i++;
  117. }
  118. return num;
  119. }
  120. struct mvs_device *mvs_find_dev_by_reg_set(struct mvs_info *mvi,
  121. u8 reg_set)
  122. {
  123. u32 dev_no;
  124. for (dev_no = 0; dev_no < MVS_MAX_DEVICES; dev_no++) {
  125. if (mvi->devices[dev_no].taskfileset == MVS_ID_NOT_MAPPED)
  126. continue;
  127. if (mvi->devices[dev_no].taskfileset == reg_set)
  128. return &mvi->devices[dev_no];
  129. }
  130. return NULL;
  131. }
  132. static inline void mvs_free_reg_set(struct mvs_info *mvi,
  133. struct mvs_device *dev)
  134. {
  135. if (!dev) {
  136. mv_printk("device has been free.\n");
  137. return;
  138. }
  139. if (dev->taskfileset == MVS_ID_NOT_MAPPED)
  140. return;
  141. MVS_CHIP_DISP->free_reg_set(mvi, &dev->taskfileset);
  142. }
  143. static inline u8 mvs_assign_reg_set(struct mvs_info *mvi,
  144. struct mvs_device *dev)
  145. {
  146. if (dev->taskfileset != MVS_ID_NOT_MAPPED)
  147. return 0;
  148. return MVS_CHIP_DISP->assign_reg_set(mvi, &dev->taskfileset);
  149. }
  150. void mvs_phys_reset(struct mvs_info *mvi, u32 phy_mask, int hard)
  151. {
  152. u32 no;
  153. for_each_phy(phy_mask, phy_mask, no) {
  154. if (!(phy_mask & 1))
  155. continue;
  156. MVS_CHIP_DISP->phy_reset(mvi, no, hard);
  157. }
  158. }
  159. int mvs_phy_control(struct asd_sas_phy *sas_phy, enum phy_func func,
  160. void *funcdata)
  161. {
  162. int rc = 0, phy_id = sas_phy->id;
  163. u32 tmp, i = 0, hi;
  164. struct sas_ha_struct *sha = sas_phy->ha;
  165. struct mvs_info *mvi = NULL;
  166. while (sha->sas_phy[i]) {
  167. if (sha->sas_phy[i] == sas_phy)
  168. break;
  169. i++;
  170. }
  171. hi = i/((struct mvs_prv_info *)sha->lldd_ha)->n_phy;
  172. mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[hi];
  173. switch (func) {
  174. case PHY_FUNC_SET_LINK_RATE:
  175. MVS_CHIP_DISP->phy_set_link_rate(mvi, phy_id, funcdata);
  176. break;
  177. case PHY_FUNC_HARD_RESET:
  178. tmp = MVS_CHIP_DISP->read_phy_ctl(mvi, phy_id);
  179. if (tmp & PHY_RST_HARD)
  180. break;
  181. MVS_CHIP_DISP->phy_reset(mvi, phy_id, MVS_HARD_RESET);
  182. break;
  183. case PHY_FUNC_LINK_RESET:
  184. MVS_CHIP_DISP->phy_enable(mvi, phy_id);
  185. MVS_CHIP_DISP->phy_reset(mvi, phy_id, MVS_SOFT_RESET);
  186. break;
  187. case PHY_FUNC_DISABLE:
  188. MVS_CHIP_DISP->phy_disable(mvi, phy_id);
  189. break;
  190. case PHY_FUNC_RELEASE_SPINUP_HOLD:
  191. default:
  192. rc = -ENOSYS;
  193. }
  194. msleep(200);
  195. return rc;
  196. }
  197. void mvs_set_sas_addr(struct mvs_info *mvi, int port_id, u32 off_lo,
  198. u32 off_hi, u64 sas_addr)
  199. {
  200. u32 lo = (u32)sas_addr;
  201. u32 hi = (u32)(sas_addr>>32);
  202. MVS_CHIP_DISP->write_port_cfg_addr(mvi, port_id, off_lo);
  203. MVS_CHIP_DISP->write_port_cfg_data(mvi, port_id, lo);
  204. MVS_CHIP_DISP->write_port_cfg_addr(mvi, port_id, off_hi);
  205. MVS_CHIP_DISP->write_port_cfg_data(mvi, port_id, hi);
  206. }
  207. static void mvs_bytes_dmaed(struct mvs_info *mvi, int i)
  208. {
  209. struct mvs_phy *phy = &mvi->phy[i];
  210. struct asd_sas_phy *sas_phy = &phy->sas_phy;
  211. struct sas_ha_struct *sas_ha;
  212. if (!phy->phy_attached)
  213. return;
  214. if (!(phy->att_dev_info & PORT_DEV_TRGT_MASK)
  215. && phy->phy_type & PORT_TYPE_SAS) {
  216. return;
  217. }
  218. sas_ha = mvi->sas;
  219. sas_ha->notify_phy_event(sas_phy, PHYE_OOB_DONE);
  220. if (sas_phy->phy) {
  221. struct sas_phy *sphy = sas_phy->phy;
  222. sphy->negotiated_linkrate = sas_phy->linkrate;
  223. sphy->minimum_linkrate = phy->minimum_linkrate;
  224. sphy->minimum_linkrate_hw = SAS_LINK_RATE_1_5_GBPS;
  225. sphy->maximum_linkrate = phy->maximum_linkrate;
  226. sphy->maximum_linkrate_hw = MVS_CHIP_DISP->phy_max_link_rate();
  227. }
  228. if (phy->phy_type & PORT_TYPE_SAS) {
  229. struct sas_identify_frame *id;
  230. id = (struct sas_identify_frame *)phy->frame_rcvd;
  231. id->dev_type = phy->identify.device_type;
  232. id->initiator_bits = SAS_PROTOCOL_ALL;
  233. id->target_bits = phy->identify.target_port_protocols;
  234. /* direct attached SAS device */
  235. if (phy->att_dev_info & PORT_SSP_TRGT_MASK) {
  236. MVS_CHIP_DISP->write_port_cfg_addr(mvi, i, PHYR_PHY_STAT);
  237. MVS_CHIP_DISP->write_port_cfg_data(mvi, i, 0x00);
  238. }
  239. } else if (phy->phy_type & PORT_TYPE_SATA) {
  240. /*Nothing*/
  241. }
  242. mv_dprintk("phy %d byte dmaded.\n", i + mvi->id * mvi->chip->n_phy);
  243. sas_phy->frame_rcvd_size = phy->frame_rcvd_size;
  244. mvi->sas->notify_port_event(sas_phy,
  245. PORTE_BYTES_DMAED);
  246. }
  247. void mvs_scan_start(struct Scsi_Host *shost)
  248. {
  249. int i, j;
  250. unsigned short core_nr;
  251. struct mvs_info *mvi;
  252. struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
  253. struct mvs_prv_info *mvs_prv = sha->lldd_ha;
  254. core_nr = ((struct mvs_prv_info *)sha->lldd_ha)->n_host;
  255. for (j = 0; j < core_nr; j++) {
  256. mvi = ((struct mvs_prv_info *)sha->lldd_ha)->mvi[j];
  257. for (i = 0; i < mvi->chip->n_phy; ++i)
  258. mvs_bytes_dmaed(mvi, i);
  259. }
  260. mvs_prv->scan_finished = 1;
  261. }
  262. int mvs_scan_finished(struct Scsi_Host *shost, unsigned long time)
  263. {
  264. struct sas_ha_struct *sha = SHOST_TO_SAS_HA(shost);
  265. struct mvs_prv_info *mvs_prv = sha->lldd_ha;
  266. if (mvs_prv->scan_finished == 0)
  267. return 0;
  268. sas_drain_work(sha);
  269. return 1;
  270. }
  271. static int mvs_task_prep_smp(struct mvs_info *mvi,
  272. struct mvs_task_exec_info *tei)
  273. {
  274. int elem, rc, i;
  275. struct sas_ha_struct *sha = mvi->sas;
  276. struct sas_task *task = tei->task;
  277. struct mvs_cmd_hdr *hdr = tei->hdr;
  278. struct domain_device *dev = task->dev;
  279. struct asd_sas_port *sas_port = dev->port;
  280. struct sas_phy *sphy = dev->phy;
  281. struct asd_sas_phy *sas_phy = sha->sas_phy[sphy->number];
  282. struct scatterlist *sg_req, *sg_resp;
  283. u32 req_len, resp_len, tag = tei->tag;
  284. void *buf_tmp;
  285. u8 *buf_oaf;
  286. dma_addr_t buf_tmp_dma;
  287. void *buf_prd;
  288. struct mvs_slot_info *slot = &mvi->slot_info[tag];
  289. u32 flags = (tei->n_elem << MCH_PRD_LEN_SHIFT);
  290. /*
  291. * DMA-map SMP request, response buffers
  292. */
  293. sg_req = &task->smp_task.smp_req;
  294. elem = dma_map_sg(mvi->dev, sg_req, 1, PCI_DMA_TODEVICE);
  295. if (!elem)
  296. return -ENOMEM;
  297. req_len = sg_dma_len(sg_req);
  298. sg_resp = &task->smp_task.smp_resp;
  299. elem = dma_map_sg(mvi->dev, sg_resp, 1, PCI_DMA_FROMDEVICE);
  300. if (!elem) {
  301. rc = -ENOMEM;
  302. goto err_out;
  303. }
  304. resp_len = SB_RFB_MAX;
  305. /* must be in dwords */
  306. if ((req_len & 0x3) || (resp_len & 0x3)) {
  307. rc = -EINVAL;
  308. goto err_out_2;
  309. }
  310. /*
  311. * arrange MVS_SLOT_BUF_SZ-sized DMA buffer according to our needs
  312. */
  313. /* region 1: command table area (MVS_SSP_CMD_SZ bytes) ***** */
  314. buf_tmp = slot->buf;
  315. buf_tmp_dma = slot->buf_dma;
  316. hdr->cmd_tbl = cpu_to_le64(sg_dma_address(sg_req));
  317. /* region 2: open address frame area (MVS_OAF_SZ bytes) ********* */
  318. buf_oaf = buf_tmp;
  319. hdr->open_frame = cpu_to_le64(buf_tmp_dma);
  320. buf_tmp += MVS_OAF_SZ;
  321. buf_tmp_dma += MVS_OAF_SZ;
  322. /* region 3: PRD table *********************************** */
  323. buf_prd = buf_tmp;
  324. if (tei->n_elem)
  325. hdr->prd_tbl = cpu_to_le64(buf_tmp_dma);
  326. else
  327. hdr->prd_tbl = 0;
  328. i = MVS_CHIP_DISP->prd_size() * tei->n_elem;
  329. buf_tmp += i;
  330. buf_tmp_dma += i;
  331. /* region 4: status buffer (larger the PRD, smaller this buf) ****** */
  332. slot->response = buf_tmp;
  333. hdr->status_buf = cpu_to_le64(buf_tmp_dma);
  334. if (mvi->flags & MVF_FLAG_SOC)
  335. hdr->reserved[0] = 0;
  336. /*
  337. * Fill in TX ring and command slot header
  338. */
  339. slot->tx = mvi->tx_prod;
  340. mvi->tx[mvi->tx_prod] = cpu_to_le32((TXQ_CMD_SMP << TXQ_CMD_SHIFT) |
  341. TXQ_MODE_I | tag |
  342. (MVS_PHY_ID << TXQ_PHY_SHIFT));
  343. hdr->flags |= flags;
  344. hdr->lens = cpu_to_le32(((resp_len / 4) << 16) | ((req_len - 4) / 4));
  345. hdr->tags = cpu_to_le32(tag);
  346. hdr->data_len = 0;
  347. /* generate open address frame hdr (first 12 bytes) */
  348. /* initiator, SMP, ftype 1h */
  349. buf_oaf[0] = (1 << 7) | (PROTOCOL_SMP << 4) | 0x01;
  350. buf_oaf[1] = min(sas_port->linkrate, dev->linkrate) & 0xf;
  351. *(u16 *)(buf_oaf + 2) = 0xFFFF; /* SAS SPEC */
  352. memcpy(buf_oaf + 4, dev->sas_addr, SAS_ADDR_SIZE);
  353. /* fill in PRD (scatter/gather) table, if any */
  354. MVS_CHIP_DISP->make_prd(task->scatter, tei->n_elem, buf_prd);
  355. return 0;
  356. err_out_2:
  357. dma_unmap_sg(mvi->dev, &tei->task->smp_task.smp_resp, 1,
  358. PCI_DMA_FROMDEVICE);
  359. err_out:
  360. dma_unmap_sg(mvi->dev, &tei->task->smp_task.smp_req, 1,
  361. PCI_DMA_TODEVICE);
  362. return rc;
  363. }
  364. static u32 mvs_get_ncq_tag(struct sas_task *task, u32 *tag)
  365. {
  366. struct ata_queued_cmd *qc = task->uldd_task;
  367. if (qc) {
  368. if (qc->tf.command == ATA_CMD_FPDMA_WRITE ||
  369. qc->tf.command == ATA_CMD_FPDMA_READ) {
  370. *tag = qc->tag;
  371. return 1;
  372. }
  373. }
  374. return 0;
  375. }
  376. static int mvs_task_prep_ata(struct mvs_info *mvi,
  377. struct mvs_task_exec_info *tei)
  378. {
  379. struct sas_task *task = tei->task;
  380. struct domain_device *dev = task->dev;
  381. struct mvs_device *mvi_dev = dev->lldd_dev;
  382. struct mvs_cmd_hdr *hdr = tei->hdr;
  383. struct asd_sas_port *sas_port = dev->port;
  384. struct mvs_slot_info *slot;
  385. void *buf_prd;
  386. u32 tag = tei->tag, hdr_tag;
  387. u32 flags, del_q;
  388. void *buf_tmp;
  389. u8 *buf_cmd, *buf_oaf;
  390. dma_addr_t buf_tmp_dma;
  391. u32 i, req_len, resp_len;
  392. const u32 max_resp_len = SB_RFB_MAX;
  393. if (mvs_assign_reg_set(mvi, mvi_dev) == MVS_ID_NOT_MAPPED) {
  394. mv_dprintk("Have not enough regiset for dev %d.\n",
  395. mvi_dev->device_id);
  396. return -EBUSY;
  397. }
  398. slot = &mvi->slot_info[tag];
  399. slot->tx = mvi->tx_prod;
  400. del_q = TXQ_MODE_I | tag |
  401. (TXQ_CMD_STP << TXQ_CMD_SHIFT) |
  402. ((sas_port->phy_mask & TXQ_PHY_MASK) << TXQ_PHY_SHIFT) |
  403. (mvi_dev->taskfileset << TXQ_SRS_SHIFT);
  404. mvi->tx[mvi->tx_prod] = cpu_to_le32(del_q);
  405. if (task->data_dir == DMA_FROM_DEVICE)
  406. flags = (MVS_CHIP_DISP->prd_count() << MCH_PRD_LEN_SHIFT);
  407. else
  408. flags = (tei->n_elem << MCH_PRD_LEN_SHIFT);
  409. if (task->ata_task.use_ncq)
  410. flags |= MCH_FPDMA;
  411. if (dev->sata_dev.command_set == ATAPI_COMMAND_SET) {
  412. if (task->ata_task.fis.command != ATA_CMD_ID_ATAPI)
  413. flags |= MCH_ATAPI;
  414. }
  415. hdr->flags = cpu_to_le32(flags);
  416. if (task->ata_task.use_ncq && mvs_get_ncq_tag(task, &hdr_tag))
  417. task->ata_task.fis.sector_count |= (u8) (hdr_tag << 3);
  418. else
  419. hdr_tag = tag;
  420. hdr->tags = cpu_to_le32(hdr_tag);
  421. hdr->data_len = cpu_to_le32(task->total_xfer_len);
  422. /*
  423. * arrange MVS_SLOT_BUF_SZ-sized DMA buffer according to our needs
  424. */
  425. /* region 1: command table area (MVS_ATA_CMD_SZ bytes) ************** */
  426. buf_cmd = buf_tmp = slot->buf;
  427. buf_tmp_dma = slot->buf_dma;
  428. hdr->cmd_tbl = cpu_to_le64(buf_tmp_dma);
  429. buf_tmp += MVS_ATA_CMD_SZ;
  430. buf_tmp_dma += MVS_ATA_CMD_SZ;
  431. /* region 2: open address frame area (MVS_OAF_SZ bytes) ********* */
  432. /* used for STP. unused for SATA? */
  433. buf_oaf = buf_tmp;
  434. hdr->open_frame = cpu_to_le64(buf_tmp_dma);
  435. buf_tmp += MVS_OAF_SZ;
  436. buf_tmp_dma += MVS_OAF_SZ;
  437. /* region 3: PRD table ********************************************* */
  438. buf_prd = buf_tmp;
  439. if (tei->n_elem)
  440. hdr->prd_tbl = cpu_to_le64(buf_tmp_dma);
  441. else
  442. hdr->prd_tbl = 0;
  443. i = MVS_CHIP_DISP->prd_size() * MVS_CHIP_DISP->prd_count();
  444. buf_tmp += i;
  445. buf_tmp_dma += i;
  446. /* region 4: status buffer (larger the PRD, smaller this buf) ****** */
  447. slot->response = buf_tmp;
  448. hdr->status_buf = cpu_to_le64(buf_tmp_dma);
  449. if (mvi->flags & MVF_FLAG_SOC)
  450. hdr->reserved[0] = 0;
  451. req_len = sizeof(struct host_to_dev_fis);
  452. resp_len = MVS_SLOT_BUF_SZ - MVS_ATA_CMD_SZ -
  453. sizeof(struct mvs_err_info) - i;
  454. /* request, response lengths */
  455. resp_len = min(resp_len, max_resp_len);
  456. hdr->lens = cpu_to_le32(((resp_len / 4) << 16) | (req_len / 4));
  457. if (likely(!task->ata_task.device_control_reg_update))
  458. task->ata_task.fis.flags |= 0x80; /* C=1: update ATA cmd reg */
  459. /* fill in command FIS and ATAPI CDB */
  460. memcpy(buf_cmd, &task->ata_task.fis, sizeof(struct host_to_dev_fis));
  461. if (dev->sata_dev.command_set == ATAPI_COMMAND_SET)
  462. memcpy(buf_cmd + STP_ATAPI_CMD,
  463. task->ata_task.atapi_packet, 16);
  464. /* generate open address frame hdr (first 12 bytes) */
  465. /* initiator, STP, ftype 1h */
  466. buf_oaf[0] = (1 << 7) | (PROTOCOL_STP << 4) | 0x1;
  467. buf_oaf[1] = min(sas_port->linkrate, dev->linkrate) & 0xf;
  468. *(u16 *)(buf_oaf + 2) = cpu_to_be16(mvi_dev->device_id + 1);
  469. memcpy(buf_oaf + 4, dev->sas_addr, SAS_ADDR_SIZE);
  470. /* fill in PRD (scatter/gather) table, if any */
  471. MVS_CHIP_DISP->make_prd(task->scatter, tei->n_elem, buf_prd);
  472. if (task->data_dir == DMA_FROM_DEVICE)
  473. MVS_CHIP_DISP->dma_fix(mvi, sas_port->phy_mask,
  474. TRASH_BUCKET_SIZE, tei->n_elem, buf_prd);
  475. return 0;
  476. }
  477. static int mvs_task_prep_ssp(struct mvs_info *mvi,
  478. struct mvs_task_exec_info *tei, int is_tmf,
  479. struct mvs_tmf_task *tmf)
  480. {
  481. struct sas_task *task = tei->task;
  482. struct mvs_cmd_hdr *hdr = tei->hdr;
  483. struct mvs_port *port = tei->port;
  484. struct domain_device *dev = task->dev;
  485. struct mvs_device *mvi_dev = dev->lldd_dev;
  486. struct asd_sas_port *sas_port = dev->port;
  487. struct mvs_slot_info *slot;
  488. void *buf_prd;
  489. struct ssp_frame_hdr *ssp_hdr;
  490. void *buf_tmp;
  491. u8 *buf_cmd, *buf_oaf, fburst = 0;
  492. dma_addr_t buf_tmp_dma;
  493. u32 flags;
  494. u32 resp_len, req_len, i, tag = tei->tag;
  495. const u32 max_resp_len = SB_RFB_MAX;
  496. u32 phy_mask;
  497. slot = &mvi->slot_info[tag];
  498. phy_mask = ((port->wide_port_phymap) ? port->wide_port_phymap :
  499. sas_port->phy_mask) & TXQ_PHY_MASK;
  500. slot->tx = mvi->tx_prod;
  501. mvi->tx[mvi->tx_prod] = cpu_to_le32(TXQ_MODE_I | tag |
  502. (TXQ_CMD_SSP << TXQ_CMD_SHIFT) |
  503. (phy_mask << TXQ_PHY_SHIFT));
  504. flags = MCH_RETRY;
  505. if (task->ssp_task.enable_first_burst) {
  506. flags |= MCH_FBURST;
  507. fburst = (1 << 7);
  508. }
  509. if (is_tmf)
  510. flags |= (MCH_SSP_FR_TASK << MCH_SSP_FR_TYPE_SHIFT);
  511. else
  512. flags |= (MCH_SSP_FR_CMD << MCH_SSP_FR_TYPE_SHIFT);
  513. hdr->flags = cpu_to_le32(flags | (tei->n_elem << MCH_PRD_LEN_SHIFT));
  514. hdr->tags = cpu_to_le32(tag);
  515. hdr->data_len = cpu_to_le32(task->total_xfer_len);
  516. /*
  517. * arrange MVS_SLOT_BUF_SZ-sized DMA buffer according to our needs
  518. */
  519. /* region 1: command table area (MVS_SSP_CMD_SZ bytes) ************** */
  520. buf_cmd = buf_tmp = slot->buf;
  521. buf_tmp_dma = slot->buf_dma;
  522. hdr->cmd_tbl = cpu_to_le64(buf_tmp_dma);
  523. buf_tmp += MVS_SSP_CMD_SZ;
  524. buf_tmp_dma += MVS_SSP_CMD_SZ;
  525. /* region 2: open address frame area (MVS_OAF_SZ bytes) ********* */
  526. buf_oaf = buf_tmp;
  527. hdr->open_frame = cpu_to_le64(buf_tmp_dma);
  528. buf_tmp += MVS_OAF_SZ;
  529. buf_tmp_dma += MVS_OAF_SZ;
  530. /* region 3: PRD table ********************************************* */
  531. buf_prd = buf_tmp;
  532. if (tei->n_elem)
  533. hdr->prd_tbl = cpu_to_le64(buf_tmp_dma);
  534. else
  535. hdr->prd_tbl = 0;
  536. i = MVS_CHIP_DISP->prd_size() * tei->n_elem;
  537. buf_tmp += i;
  538. buf_tmp_dma += i;
  539. /* region 4: status buffer (larger the PRD, smaller this buf) ****** */
  540. slot->response = buf_tmp;
  541. hdr->status_buf = cpu_to_le64(buf_tmp_dma);
  542. if (mvi->flags & MVF_FLAG_SOC)
  543. hdr->reserved[0] = 0;
  544. resp_len = MVS_SLOT_BUF_SZ - MVS_SSP_CMD_SZ - MVS_OAF_SZ -
  545. sizeof(struct mvs_err_info) - i;
  546. resp_len = min(resp_len, max_resp_len);
  547. req_len = sizeof(struct ssp_frame_hdr) + 28;
  548. /* request, response lengths */
  549. hdr->lens = cpu_to_le32(((resp_len / 4) << 16) | (req_len / 4));
  550. /* generate open address frame hdr (first 12 bytes) */
  551. /* initiator, SSP, ftype 1h */
  552. buf_oaf[0] = (1 << 7) | (PROTOCOL_SSP << 4) | 0x1;
  553. buf_oaf[1] = min(sas_port->linkrate, dev->linkrate) & 0xf;
  554. *(u16 *)(buf_oaf + 2) = cpu_to_be16(mvi_dev->device_id + 1);
  555. memcpy(buf_oaf + 4, dev->sas_addr, SAS_ADDR_SIZE);
  556. /* fill in SSP frame header (Command Table.SSP frame header) */
  557. ssp_hdr = (struct ssp_frame_hdr *)buf_cmd;
  558. if (is_tmf)
  559. ssp_hdr->frame_type = SSP_TASK;
  560. else
  561. ssp_hdr->frame_type = SSP_COMMAND;
  562. memcpy(ssp_hdr->hashed_dest_addr, dev->hashed_sas_addr,
  563. HASHED_SAS_ADDR_SIZE);
  564. memcpy(ssp_hdr->hashed_src_addr,
  565. dev->hashed_sas_addr, HASHED_SAS_ADDR_SIZE);
  566. ssp_hdr->tag = cpu_to_be16(tag);
  567. /* fill in IU for TASK and Command Frame */
  568. buf_cmd += sizeof(*ssp_hdr);
  569. memcpy(buf_cmd, &task->ssp_task.LUN, 8);
  570. if (ssp_hdr->frame_type != SSP_TASK) {
  571. buf_cmd[9] = fburst | task->ssp_task.task_attr |
  572. (task->ssp_task.task_prio << 3);
  573. memcpy(buf_cmd + 12, task->ssp_task.cmd->cmnd,
  574. task->ssp_task.cmd->cmd_len);
  575. } else{
  576. buf_cmd[10] = tmf->tmf;
  577. switch (tmf->tmf) {
  578. case TMF_ABORT_TASK:
  579. case TMF_QUERY_TASK:
  580. buf_cmd[12] =
  581. (tmf->tag_of_task_to_be_managed >> 8) & 0xff;
  582. buf_cmd[13] =
  583. tmf->tag_of_task_to_be_managed & 0xff;
  584. break;
  585. default:
  586. break;
  587. }
  588. }
  589. /* fill in PRD (scatter/gather) table, if any */
  590. MVS_CHIP_DISP->make_prd(task->scatter, tei->n_elem, buf_prd);
  591. return 0;
  592. }
  593. #define DEV_IS_GONE(mvi_dev) ((!mvi_dev || (mvi_dev->dev_type == SAS_PHY_UNUSED)))
  594. static int mvs_task_prep(struct sas_task *task, struct mvs_info *mvi, int is_tmf,
  595. struct mvs_tmf_task *tmf, int *pass)
  596. {
  597. struct domain_device *dev = task->dev;
  598. struct mvs_device *mvi_dev = dev->lldd_dev;
  599. struct mvs_task_exec_info tei;
  600. struct mvs_slot_info *slot;
  601. u32 tag = 0xdeadbeef, n_elem = 0;
  602. int rc = 0;
  603. if (!dev->port) {
  604. struct task_status_struct *tsm = &task->task_status;
  605. tsm->resp = SAS_TASK_UNDELIVERED;
  606. tsm->stat = SAS_PHY_DOWN;
  607. /*
  608. * libsas will use dev->port, should
  609. * not call task_done for sata
  610. */
  611. if (dev->dev_type != SAS_SATA_DEV)
  612. task->task_done(task);
  613. return rc;
  614. }
  615. if (DEV_IS_GONE(mvi_dev)) {
  616. if (mvi_dev)
  617. mv_dprintk("device %d not ready.\n",
  618. mvi_dev->device_id);
  619. else
  620. mv_dprintk("device %016llx not ready.\n",
  621. SAS_ADDR(dev->sas_addr));
  622. rc = SAS_PHY_DOWN;
  623. return rc;
  624. }
  625. tei.port = dev->port->lldd_port;
  626. if (tei.port && !tei.port->port_attached && !tmf) {
  627. if (sas_protocol_ata(task->task_proto)) {
  628. struct task_status_struct *ts = &task->task_status;
  629. mv_dprintk("SATA/STP port %d does not attach"
  630. "device.\n", dev->port->id);
  631. ts->resp = SAS_TASK_COMPLETE;
  632. ts->stat = SAS_PHY_DOWN;
  633. task->task_done(task);
  634. } else {
  635. struct task_status_struct *ts = &task->task_status;
  636. mv_dprintk("SAS port %d does not attach"
  637. "device.\n", dev->port->id);
  638. ts->resp = SAS_TASK_UNDELIVERED;
  639. ts->stat = SAS_PHY_DOWN;
  640. task->task_done(task);
  641. }
  642. return rc;
  643. }
  644. if (!sas_protocol_ata(task->task_proto)) {
  645. if (task->num_scatter) {
  646. n_elem = dma_map_sg(mvi->dev,
  647. task->scatter,
  648. task->num_scatter,
  649. task->data_dir);
  650. if (!n_elem) {
  651. rc = -ENOMEM;
  652. goto prep_out;
  653. }
  654. }
  655. } else {
  656. n_elem = task->num_scatter;
  657. }
  658. rc = mvs_tag_alloc(mvi, &tag);
  659. if (rc)
  660. goto err_out;
  661. slot = &mvi->slot_info[tag];
  662. task->lldd_task = NULL;
  663. slot->n_elem = n_elem;
  664. slot->slot_tag = tag;
  665. slot->buf = pci_pool_alloc(mvi->dma_pool, GFP_ATOMIC, &slot->buf_dma);
  666. if (!slot->buf)
  667. goto err_out_tag;
  668. memset(slot->buf, 0, MVS_SLOT_BUF_SZ);
  669. tei.task = task;
  670. tei.hdr = &mvi->slot[tag];
  671. tei.tag = tag;
  672. tei.n_elem = n_elem;
  673. switch (task->task_proto) {
  674. case SAS_PROTOCOL_SMP:
  675. rc = mvs_task_prep_smp(mvi, &tei);
  676. break;
  677. case SAS_PROTOCOL_SSP:
  678. rc = mvs_task_prep_ssp(mvi, &tei, is_tmf, tmf);
  679. break;
  680. case SAS_PROTOCOL_SATA:
  681. case SAS_PROTOCOL_STP:
  682. case SAS_PROTOCOL_SATA | SAS_PROTOCOL_STP:
  683. rc = mvs_task_prep_ata(mvi, &tei);
  684. break;
  685. default:
  686. dev_printk(KERN_ERR, mvi->dev,
  687. "unknown sas_task proto: 0x%x\n",
  688. task->task_proto);
  689. rc = -EINVAL;
  690. break;
  691. }
  692. if (rc) {
  693. mv_dprintk("rc is %x\n", rc);
  694. goto err_out_slot_buf;
  695. }
  696. slot->task = task;
  697. slot->port = tei.port;
  698. task->lldd_task = slot;
  699. list_add_tail(&slot->entry, &tei.port->list);
  700. spin_lock(&task->task_state_lock);
  701. task->task_state_flags |= SAS_TASK_AT_INITIATOR;
  702. spin_unlock(&task->task_state_lock);
  703. mvi_dev->running_req++;
  704. ++(*pass);
  705. mvi->tx_prod = (mvi->tx_prod + 1) & (MVS_CHIP_SLOT_SZ - 1);
  706. return rc;
  707. err_out_slot_buf:
  708. pci_pool_free(mvi->dma_pool, slot->buf, slot->buf_dma);
  709. err_out_tag:
  710. mvs_tag_free(mvi, tag);
  711. err_out:
  712. dev_printk(KERN_ERR, mvi->dev, "mvsas prep failed[%d]!\n", rc);
  713. if (!sas_protocol_ata(task->task_proto))
  714. if (n_elem)
  715. dma_unmap_sg(mvi->dev, task->scatter, n_elem,
  716. task->data_dir);
  717. prep_out:
  718. return rc;
  719. }
  720. static struct mvs_task_list *mvs_task_alloc_list(int *num, gfp_t gfp_flags)
  721. {
  722. struct mvs_task_list *first = NULL;
  723. for (; *num > 0; --*num) {
  724. struct mvs_task_list *mvs_list = kmem_cache_zalloc(mvs_task_list_cache, gfp_flags);
  725. if (!mvs_list)
  726. break;
  727. INIT_LIST_HEAD(&mvs_list->list);
  728. if (!first)
  729. first = mvs_list;
  730. else
  731. list_add_tail(&mvs_list->list, &first->list);
  732. }
  733. return first;
  734. }
  735. static inline void mvs_task_free_list(struct mvs_task_list *mvs_list)
  736. {
  737. LIST_HEAD(list);
  738. struct list_head *pos, *a;
  739. struct mvs_task_list *mlist = NULL;
  740. __list_add(&list, mvs_list->list.prev, &mvs_list->list);
  741. list_for_each_safe(pos, a, &list) {
  742. list_del_init(pos);
  743. mlist = list_entry(pos, struct mvs_task_list, list);
  744. kmem_cache_free(mvs_task_list_cache, mlist);
  745. }
  746. }
  747. static int mvs_task_exec(struct sas_task *task, const int num, gfp_t gfp_flags,
  748. struct completion *completion, int is_tmf,
  749. struct mvs_tmf_task *tmf)
  750. {
  751. struct mvs_info *mvi = NULL;
  752. u32 rc = 0;
  753. u32 pass = 0;
  754. unsigned long flags = 0;
  755. mvi = ((struct mvs_device *)task->dev->lldd_dev)->mvi_info;
  756. spin_lock_irqsave(&mvi->lock, flags);
  757. rc = mvs_task_prep(task, mvi, is_tmf, tmf, &pass);
  758. if (rc)
  759. dev_printk(KERN_ERR, mvi->dev, "mvsas exec failed[%d]!\n", rc);
  760. if (likely(pass))
  761. MVS_CHIP_DISP->start_delivery(mvi, (mvi->tx_prod - 1) &
  762. (MVS_CHIP_SLOT_SZ - 1));
  763. spin_unlock_irqrestore(&mvi->lock, flags);
  764. return rc;
  765. }
  766. static int mvs_collector_task_exec(struct sas_task *task, const int num, gfp_t gfp_flags,
  767. struct completion *completion, int is_tmf,
  768. struct mvs_tmf_task *tmf)
  769. {
  770. struct domain_device *dev = task->dev;
  771. struct mvs_prv_info *mpi = dev->port->ha->lldd_ha;
  772. struct mvs_info *mvi = NULL;
  773. struct sas_task *t = task;
  774. struct mvs_task_list *mvs_list = NULL, *a;
  775. LIST_HEAD(q);
  776. int pass[2] = {0};
  777. u32 rc = 0;
  778. u32 n = num;
  779. unsigned long flags = 0;
  780. mvs_list = mvs_task_alloc_list(&n, gfp_flags);
  781. if (n) {
  782. printk(KERN_ERR "%s: mvs alloc list failed.\n", __func__);
  783. rc = -ENOMEM;
  784. goto free_list;
  785. }
  786. __list_add(&q, mvs_list->list.prev, &mvs_list->list);
  787. list_for_each_entry(a, &q, list) {
  788. a->task = t;
  789. t = list_entry(t->list.next, struct sas_task, list);
  790. }
  791. list_for_each_entry(a, &q , list) {
  792. t = a->task;
  793. mvi = ((struct mvs_device *)t->dev->lldd_dev)->mvi_info;
  794. spin_lock_irqsave(&mvi->lock, flags);
  795. rc = mvs_task_prep(t, mvi, is_tmf, tmf, &pass[mvi->id]);
  796. if (rc)
  797. dev_printk(KERN_ERR, mvi->dev, "mvsas exec failed[%d]!\n", rc);
  798. spin_unlock_irqrestore(&mvi->lock, flags);
  799. }
  800. if (likely(pass[0]))
  801. MVS_CHIP_DISP->start_delivery(mpi->mvi[0],
  802. (mpi->mvi[0]->tx_prod - 1) & (MVS_CHIP_SLOT_SZ - 1));
  803. if (likely(pass[1]))
  804. MVS_CHIP_DISP->start_delivery(mpi->mvi[1],
  805. (mpi->mvi[1]->tx_prod - 1) & (MVS_CHIP_SLOT_SZ - 1));
  806. list_del_init(&q);
  807. free_list:
  808. if (mvs_list)
  809. mvs_task_free_list(mvs_list);
  810. return rc;
  811. }
  812. int mvs_queue_command(struct sas_task *task, const int num,
  813. gfp_t gfp_flags)
  814. {
  815. struct mvs_device *mvi_dev = task->dev->lldd_dev;
  816. struct sas_ha_struct *sas = mvi_dev->mvi_info->sas;
  817. if (sas->lldd_max_execute_num < 2)
  818. return mvs_task_exec(task, num, gfp_flags, NULL, 0, NULL);
  819. else
  820. return mvs_collector_task_exec(task, num, gfp_flags, NULL, 0, NULL);
  821. }
  822. static void mvs_slot_free(struct mvs_info *mvi, u32 rx_desc)
  823. {
  824. u32 slot_idx = rx_desc & RXQ_SLOT_MASK;
  825. mvs_tag_clear(mvi, slot_idx);
  826. }
  827. static void mvs_slot_task_free(struct mvs_info *mvi, struct sas_task *task,
  828. struct mvs_slot_info *slot, u32 slot_idx)
  829. {
  830. if (!slot->task)
  831. return;
  832. if (!sas_protocol_ata(task->task_proto))
  833. if (slot->n_elem)
  834. dma_unmap_sg(mvi->dev, task->scatter,
  835. slot->n_elem, task->data_dir);
  836. switch (task->task_proto) {
  837. case SAS_PROTOCOL_SMP:
  838. dma_unmap_sg(mvi->dev, &task->smp_task.smp_resp, 1,
  839. PCI_DMA_FROMDEVICE);
  840. dma_unmap_sg(mvi->dev, &task->smp_task.smp_req, 1,
  841. PCI_DMA_TODEVICE);
  842. break;
  843. case SAS_PROTOCOL_SATA:
  844. case SAS_PROTOCOL_STP:
  845. case SAS_PROTOCOL_SSP:
  846. default:
  847. /* do nothing */
  848. break;
  849. }
  850. if (slot->buf) {
  851. pci_pool_free(mvi->dma_pool, slot->buf, slot->buf_dma);
  852. slot->buf = NULL;
  853. }
  854. list_del_init(&slot->entry);
  855. task->lldd_task = NULL;
  856. slot->task = NULL;
  857. slot->port = NULL;
  858. slot->slot_tag = 0xFFFFFFFF;
  859. mvs_slot_free(mvi, slot_idx);
  860. }
  861. static void mvs_update_wideport(struct mvs_info *mvi, int phy_no)
  862. {
  863. struct mvs_phy *phy = &mvi->phy[phy_no];
  864. struct mvs_port *port = phy->port;
  865. int j, no;
  866. for_each_phy(port->wide_port_phymap, j, no) {
  867. if (j & 1) {
  868. MVS_CHIP_DISP->write_port_cfg_addr(mvi, no,
  869. PHYR_WIDE_PORT);
  870. MVS_CHIP_DISP->write_port_cfg_data(mvi, no,
  871. port->wide_port_phymap);
  872. } else {
  873. MVS_CHIP_DISP->write_port_cfg_addr(mvi, no,
  874. PHYR_WIDE_PORT);
  875. MVS_CHIP_DISP->write_port_cfg_data(mvi, no,
  876. 0);
  877. }
  878. }
  879. }
  880. static u32 mvs_is_phy_ready(struct mvs_info *mvi, int i)
  881. {
  882. u32 tmp;
  883. struct mvs_phy *phy = &mvi->phy[i];
  884. struct mvs_port *port = phy->port;
  885. tmp = MVS_CHIP_DISP->read_phy_ctl(mvi, i);
  886. if ((tmp & PHY_READY_MASK) && !(phy->irq_status & PHYEV_POOF)) {
  887. if (!port)
  888. phy->phy_attached = 1;
  889. return tmp;
  890. }
  891. if (port) {
  892. if (phy->phy_type & PORT_TYPE_SAS) {
  893. port->wide_port_phymap &= ~(1U << i);
  894. if (!port->wide_port_phymap)
  895. port->port_attached = 0;
  896. mvs_update_wideport(mvi, i);
  897. } else if (phy->phy_type & PORT_TYPE_SATA)
  898. port->port_attached = 0;
  899. phy->port = NULL;
  900. phy->phy_attached = 0;
  901. phy->phy_type &= ~(PORT_TYPE_SAS | PORT_TYPE_SATA);
  902. }
  903. return 0;
  904. }
  905. static void *mvs_get_d2h_reg(struct mvs_info *mvi, int i, void *buf)
  906. {
  907. u32 *s = (u32 *) buf;
  908. if (!s)
  909. return NULL;
  910. MVS_CHIP_DISP->write_port_cfg_addr(mvi, i, PHYR_SATA_SIG3);
  911. s[3] = cpu_to_le32(MVS_CHIP_DISP->read_port_cfg_data(mvi, i));
  912. MVS_CHIP_DISP->write_port_cfg_addr(mvi, i, PHYR_SATA_SIG2);
  913. s[2] = cpu_to_le32(MVS_CHIP_DISP->read_port_cfg_data(mvi, i));
  914. MVS_CHIP_DISP->write_port_cfg_addr(mvi, i, PHYR_SATA_SIG1);
  915. s[1] = cpu_to_le32(MVS_CHIP_DISP->read_port_cfg_data(mvi, i));
  916. MVS_CHIP_DISP->write_port_cfg_addr(mvi, i, PHYR_SATA_SIG0);
  917. s[0] = cpu_to_le32(MVS_CHIP_DISP->read_port_cfg_data(mvi, i));
  918. if (((s[1] & 0x00FFFFFF) == 0x00EB1401) && (*(u8 *)&s[3] == 0x01))
  919. s[1] = 0x00EB1401 | (*((u8 *)&s[1] + 3) & 0x10);
  920. return s;
  921. }
  922. static u32 mvs_is_sig_fis_received(u32 irq_status)
  923. {
  924. return irq_status & PHYEV_SIG_FIS;
  925. }
  926. static void mvs_sig_remove_timer(struct mvs_phy *phy)
  927. {
  928. if (phy->timer.function)
  929. del_timer(&phy->timer);
  930. phy->timer.function = NULL;
  931. }
  932. void mvs_update_phyinfo(struct mvs_info *mvi, int i, int get_st)
  933. {
  934. struct mvs_phy *phy = &mvi->phy[i];
  935. struct sas_identify_frame *id;
  936. id = (struct sas_identify_frame *)phy->frame_rcvd;
  937. if (get_st) {
  938. phy->irq_status = MVS_CHIP_DISP->read_port_irq_stat(mvi, i);
  939. phy->phy_status = mvs_is_phy_ready(mvi, i);
  940. }
  941. if (phy->phy_status) {
  942. int oob_done = 0;
  943. struct asd_sas_phy *sas_phy = &mvi->phy[i].sas_phy;
  944. oob_done = MVS_CHIP_DISP->oob_done(mvi, i);
  945. MVS_CHIP_DISP->fix_phy_info(mvi, i, id);
  946. if (phy->phy_type & PORT_TYPE_SATA) {
  947. phy->identify.target_port_protocols = SAS_PROTOCOL_STP;
  948. if (mvs_is_sig_fis_received(phy->irq_status)) {
  949. mvs_sig_remove_timer(phy);
  950. phy->phy_attached = 1;
  951. phy->att_dev_sas_addr =
  952. i + mvi->id * mvi->chip->n_phy;
  953. if (oob_done)
  954. sas_phy->oob_mode = SATA_OOB_MODE;
  955. phy->frame_rcvd_size =
  956. sizeof(struct dev_to_host_fis);
  957. mvs_get_d2h_reg(mvi, i, id);
  958. } else {
  959. u32 tmp;
  960. dev_printk(KERN_DEBUG, mvi->dev,
  961. "Phy%d : No sig fis\n", i);
  962. tmp = MVS_CHIP_DISP->read_port_irq_mask(mvi, i);
  963. MVS_CHIP_DISP->write_port_irq_mask(mvi, i,
  964. tmp | PHYEV_SIG_FIS);
  965. phy->phy_attached = 0;
  966. phy->phy_type &= ~PORT_TYPE_SATA;
  967. goto out_done;
  968. }
  969. } else if (phy->phy_type & PORT_TYPE_SAS
  970. || phy->att_dev_info & PORT_SSP_INIT_MASK) {
  971. phy->phy_attached = 1;
  972. phy->identify.device_type =
  973. phy->att_dev_info & PORT_DEV_TYPE_MASK;
  974. if (phy->identify.device_type == SAS_END_DEVICE)
  975. phy->identify.target_port_protocols =
  976. SAS_PROTOCOL_SSP;
  977. else if (phy->identify.device_type != SAS_PHY_UNUSED)
  978. phy->identify.target_port_protocols =
  979. SAS_PROTOCOL_SMP;
  980. if (oob_done)
  981. sas_phy->oob_mode = SAS_OOB_MODE;
  982. phy->frame_rcvd_size =
  983. sizeof(struct sas_identify_frame);
  984. }
  985. memcpy(sas_phy->attached_sas_addr,
  986. &phy->att_dev_sas_addr, SAS_ADDR_SIZE);
  987. if (MVS_CHIP_DISP->phy_work_around)
  988. MVS_CHIP_DISP->phy_work_around(mvi, i);
  989. }
  990. mv_dprintk("phy %d attach dev info is %x\n",
  991. i + mvi->id * mvi->chip->n_phy, phy->att_dev_info);
  992. mv_dprintk("phy %d attach sas addr is %llx\n",
  993. i + mvi->id * mvi->chip->n_phy, phy->att_dev_sas_addr);
  994. out_done:
  995. if (get_st)
  996. MVS_CHIP_DISP->write_port_irq_stat(mvi, i, phy->irq_status);
  997. }
  998. static void mvs_port_notify_formed(struct asd_sas_phy *sas_phy, int lock)
  999. {
  1000. struct sas_ha_struct *sas_ha = sas_phy->ha;
  1001. struct mvs_info *mvi = NULL; int i = 0, hi;
  1002. struct mvs_phy *phy = sas_phy->lldd_phy;
  1003. struct asd_sas_port *sas_port = sas_phy->port;
  1004. struct mvs_port *port;
  1005. unsigned long flags = 0;
  1006. if (!sas_port)
  1007. return;
  1008. while (sas_ha->sas_phy[i]) {
  1009. if (sas_ha->sas_phy[i] == sas_phy)
  1010. break;
  1011. i++;
  1012. }
  1013. hi = i/((struct mvs_prv_info *)sas_ha->lldd_ha)->n_phy;
  1014. mvi = ((struct mvs_prv_info *)sas_ha->lldd_ha)->mvi[hi];
  1015. if (i >= mvi->chip->n_phy)
  1016. port = &mvi->port[i - mvi->chip->n_phy];
  1017. else
  1018. port = &mvi->port[i];
  1019. if (lock)
  1020. spin_lock_irqsave(&mvi->lock, flags);
  1021. port->port_attached = 1;
  1022. phy->port = port;
  1023. sas_port->lldd_port = port;
  1024. if (phy->phy_type & PORT_TYPE_SAS) {
  1025. port->wide_port_phymap = sas_port->phy_mask;
  1026. mv_printk("set wide port phy map %x\n", sas_port->phy_mask);
  1027. mvs_update_wideport(mvi, sas_phy->id);
  1028. /* direct attached SAS device */
  1029. if (phy->att_dev_info & PORT_SSP_TRGT_MASK) {
  1030. MVS_CHIP_DISP->write_port_cfg_addr(mvi, i, PHYR_PHY_STAT);
  1031. MVS_CHIP_DISP->write_port_cfg_data(mvi, i, 0x04);
  1032. }
  1033. }
  1034. if (lock)
  1035. spin_unlock_irqrestore(&mvi->lock, flags);
  1036. }
  1037. static void mvs_port_notify_deformed(struct asd_sas_phy *sas_phy, int lock)
  1038. {
  1039. struct domain_device *dev;
  1040. struct mvs_phy *phy = sas_phy->lldd_phy;
  1041. struct mvs_info *mvi = phy->mvi;
  1042. struct asd_sas_port *port = sas_phy->port;
  1043. int phy_no = 0;
  1044. while (phy != &mvi->phy[phy_no]) {
  1045. phy_no++;
  1046. if (phy_no >= MVS_MAX_PHYS)
  1047. return;
  1048. }
  1049. list_for_each_entry(dev, &port->dev_list, dev_list_node)
  1050. mvs_do_release_task(phy->mvi, phy_no, dev);
  1051. }
  1052. void mvs_port_formed(struct asd_sas_phy *sas_phy)
  1053. {
  1054. mvs_port_notify_formed(sas_phy, 1);
  1055. }
  1056. void mvs_port_deformed(struct asd_sas_phy *sas_phy)
  1057. {
  1058. mvs_port_notify_deformed(sas_phy, 1);
  1059. }
  1060. struct mvs_device *mvs_alloc_dev(struct mvs_info *mvi)
  1061. {
  1062. u32 dev;
  1063. for (dev = 0; dev < MVS_MAX_DEVICES; dev++) {
  1064. if (mvi->devices[dev].dev_type == SAS_PHY_UNUSED) {
  1065. mvi->devices[dev].device_id = dev;
  1066. return &mvi->devices[dev];
  1067. }
  1068. }
  1069. if (dev == MVS_MAX_DEVICES)
  1070. mv_printk("max support %d devices, ignore ..\n",
  1071. MVS_MAX_DEVICES);
  1072. return NULL;
  1073. }
  1074. void mvs_free_dev(struct mvs_device *mvi_dev)
  1075. {
  1076. u32 id = mvi_dev->device_id;
  1077. memset(mvi_dev, 0, sizeof(*mvi_dev));
  1078. mvi_dev->device_id = id;
  1079. mvi_dev->dev_type = SAS_PHY_UNUSED;
  1080. mvi_dev->dev_status = MVS_DEV_NORMAL;
  1081. mvi_dev->taskfileset = MVS_ID_NOT_MAPPED;
  1082. }
  1083. int mvs_dev_found_notify(struct domain_device *dev, int lock)
  1084. {
  1085. unsigned long flags = 0;
  1086. int res = 0;
  1087. struct mvs_info *mvi = NULL;
  1088. struct domain_device *parent_dev = dev->parent;
  1089. struct mvs_device *mvi_device;
  1090. mvi = mvs_find_dev_mvi(dev);
  1091. if (lock)
  1092. spin_lock_irqsave(&mvi->lock, flags);
  1093. mvi_device = mvs_alloc_dev(mvi);
  1094. if (!mvi_device) {
  1095. res = -1;
  1096. goto found_out;
  1097. }
  1098. dev->lldd_dev = mvi_device;
  1099. mvi_device->dev_status = MVS_DEV_NORMAL;
  1100. mvi_device->dev_type = dev->dev_type;
  1101. mvi_device->mvi_info = mvi;
  1102. mvi_device->sas_device = dev;
  1103. if (parent_dev && DEV_IS_EXPANDER(parent_dev->dev_type)) {
  1104. int phy_id;
  1105. u8 phy_num = parent_dev->ex_dev.num_phys;
  1106. struct ex_phy *phy;
  1107. for (phy_id = 0; phy_id < phy_num; phy_id++) {
  1108. phy = &parent_dev->ex_dev.ex_phy[phy_id];
  1109. if (SAS_ADDR(phy->attached_sas_addr) ==
  1110. SAS_ADDR(dev->sas_addr)) {
  1111. mvi_device->attached_phy = phy_id;
  1112. break;
  1113. }
  1114. }
  1115. if (phy_id == phy_num) {
  1116. mv_printk("Error: no attached dev:%016llx"
  1117. "at ex:%016llx.\n",
  1118. SAS_ADDR(dev->sas_addr),
  1119. SAS_ADDR(parent_dev->sas_addr));
  1120. res = -1;
  1121. }
  1122. }
  1123. found_out:
  1124. if (lock)
  1125. spin_unlock_irqrestore(&mvi->lock, flags);
  1126. return res;
  1127. }
  1128. int mvs_dev_found(struct domain_device *dev)
  1129. {
  1130. return mvs_dev_found_notify(dev, 1);
  1131. }
  1132. void mvs_dev_gone_notify(struct domain_device *dev)
  1133. {
  1134. unsigned long flags = 0;
  1135. struct mvs_device *mvi_dev = dev->lldd_dev;
  1136. struct mvs_info *mvi;
  1137. if (!mvi_dev) {
  1138. mv_dprintk("found dev has gone.\n");
  1139. return;
  1140. }
  1141. mvi = mvi_dev->mvi_info;
  1142. spin_lock_irqsave(&mvi->lock, flags);
  1143. mv_dprintk("found dev[%d:%x] is gone.\n",
  1144. mvi_dev->device_id, mvi_dev->dev_type);
  1145. mvs_release_task(mvi, dev);
  1146. mvs_free_reg_set(mvi, mvi_dev);
  1147. mvs_free_dev(mvi_dev);
  1148. dev->lldd_dev = NULL;
  1149. mvi_dev->sas_device = NULL;
  1150. spin_unlock_irqrestore(&mvi->lock, flags);
  1151. }
  1152. void mvs_dev_gone(struct domain_device *dev)
  1153. {
  1154. mvs_dev_gone_notify(dev);
  1155. }
  1156. static void mvs_task_done(struct sas_task *task)
  1157. {
  1158. if (!del_timer(&task->slow_task->timer))
  1159. return;
  1160. complete(&task->slow_task->completion);
  1161. }
  1162. static void mvs_tmf_timedout(unsigned long data)
  1163. {
  1164. struct sas_task *task = (struct sas_task *)data;
  1165. task->task_state_flags |= SAS_TASK_STATE_ABORTED;
  1166. complete(&task->slow_task->completion);
  1167. }
  1168. #define MVS_TASK_TIMEOUT 20
  1169. static int mvs_exec_internal_tmf_task(struct domain_device *dev,
  1170. void *parameter, u32 para_len, struct mvs_tmf_task *tmf)
  1171. {
  1172. int res, retry;
  1173. struct sas_task *task = NULL;
  1174. for (retry = 0; retry < 3; retry++) {
  1175. task = sas_alloc_slow_task(GFP_KERNEL);
  1176. if (!task)
  1177. return -ENOMEM;
  1178. task->dev = dev;
  1179. task->task_proto = dev->tproto;
  1180. memcpy(&task->ssp_task, parameter, para_len);
  1181. task->task_done = mvs_task_done;
  1182. task->slow_task->timer.data = (unsigned long) task;
  1183. task->slow_task->timer.function = mvs_tmf_timedout;
  1184. task->slow_task->timer.expires = jiffies + MVS_TASK_TIMEOUT*HZ;
  1185. add_timer(&task->slow_task->timer);
  1186. res = mvs_task_exec(task, 1, GFP_KERNEL, NULL, 1, tmf);
  1187. if (res) {
  1188. del_timer(&task->slow_task->timer);
  1189. mv_printk("executing internal task failed:%d\n", res);
  1190. goto ex_err;
  1191. }
  1192. wait_for_completion(&task->slow_task->completion);
  1193. res = TMF_RESP_FUNC_FAILED;
  1194. /* Even TMF timed out, return direct. */
  1195. if ((task->task_state_flags & SAS_TASK_STATE_ABORTED)) {
  1196. if (!(task->task_state_flags & SAS_TASK_STATE_DONE)) {
  1197. mv_printk("TMF task[%x] timeout.\n", tmf->tmf);
  1198. goto ex_err;
  1199. }
  1200. }
  1201. if (task->task_status.resp == SAS_TASK_COMPLETE &&
  1202. task->task_status.stat == SAM_STAT_GOOD) {
  1203. res = TMF_RESP_FUNC_COMPLETE;
  1204. break;
  1205. }
  1206. if (task->task_status.resp == SAS_TASK_COMPLETE &&
  1207. task->task_status.stat == SAS_DATA_UNDERRUN) {
  1208. /* no error, but return the number of bytes of
  1209. * underrun */
  1210. res = task->task_status.residual;
  1211. break;
  1212. }
  1213. if (task->task_status.resp == SAS_TASK_COMPLETE &&
  1214. task->task_status.stat == SAS_DATA_OVERRUN) {
  1215. mv_dprintk("blocked task error.\n");
  1216. res = -EMSGSIZE;
  1217. break;
  1218. } else {
  1219. mv_dprintk(" task to dev %016llx response: 0x%x "
  1220. "status 0x%x\n",
  1221. SAS_ADDR(dev->sas_addr),
  1222. task->task_status.resp,
  1223. task->task_status.stat);
  1224. sas_free_task(task);
  1225. task = NULL;
  1226. }
  1227. }
  1228. ex_err:
  1229. BUG_ON(retry == 3 && task != NULL);
  1230. sas_free_task(task);
  1231. return res;
  1232. }
  1233. static int mvs_debug_issue_ssp_tmf(struct domain_device *dev,
  1234. u8 *lun, struct mvs_tmf_task *tmf)
  1235. {
  1236. struct sas_ssp_task ssp_task;
  1237. if (!(dev->tproto & SAS_PROTOCOL_SSP))
  1238. return TMF_RESP_FUNC_ESUPP;
  1239. memcpy(ssp_task.LUN, lun, 8);
  1240. return mvs_exec_internal_tmf_task(dev, &ssp_task,
  1241. sizeof(ssp_task), tmf);
  1242. }
  1243. /* Standard mandates link reset for ATA (type 0)
  1244. and hard reset for SSP (type 1) , only for RECOVERY */
  1245. static int mvs_debug_I_T_nexus_reset(struct domain_device *dev)
  1246. {
  1247. int rc;
  1248. struct sas_phy *phy = sas_get_local_phy(dev);
  1249. int reset_type = (dev->dev_type == SAS_SATA_DEV ||
  1250. (dev->tproto & SAS_PROTOCOL_STP)) ? 0 : 1;
  1251. rc = sas_phy_reset(phy, reset_type);
  1252. sas_put_local_phy(phy);
  1253. msleep(2000);
  1254. return rc;
  1255. }
  1256. /* mandatory SAM-3 */
  1257. int mvs_lu_reset(struct domain_device *dev, u8 *lun)
  1258. {
  1259. unsigned long flags;
  1260. int rc = TMF_RESP_FUNC_FAILED;
  1261. struct mvs_tmf_task tmf_task;
  1262. struct mvs_device * mvi_dev = dev->lldd_dev;
  1263. struct mvs_info *mvi = mvi_dev->mvi_info;
  1264. tmf_task.tmf = TMF_LU_RESET;
  1265. mvi_dev->dev_status = MVS_DEV_EH;
  1266. rc = mvs_debug_issue_ssp_tmf(dev, lun, &tmf_task);
  1267. if (rc == TMF_RESP_FUNC_COMPLETE) {
  1268. spin_lock_irqsave(&mvi->lock, flags);
  1269. mvs_release_task(mvi, dev);
  1270. spin_unlock_irqrestore(&mvi->lock, flags);
  1271. }
  1272. /* If failed, fall-through I_T_Nexus reset */
  1273. mv_printk("%s for device[%x]:rc= %d\n", __func__,
  1274. mvi_dev->device_id, rc);
  1275. return rc;
  1276. }
  1277. int mvs_I_T_nexus_reset(struct domain_device *dev)
  1278. {
  1279. unsigned long flags;
  1280. int rc = TMF_RESP_FUNC_FAILED;
  1281. struct mvs_device * mvi_dev = (struct mvs_device *)dev->lldd_dev;
  1282. struct mvs_info *mvi = mvi_dev->mvi_info;
  1283. if (mvi_dev->dev_status != MVS_DEV_EH)
  1284. return TMF_RESP_FUNC_COMPLETE;
  1285. else
  1286. mvi_dev->dev_status = MVS_DEV_NORMAL;
  1287. rc = mvs_debug_I_T_nexus_reset(dev);
  1288. mv_printk("%s for device[%x]:rc= %d\n",
  1289. __func__, mvi_dev->device_id, rc);
  1290. spin_lock_irqsave(&mvi->lock, flags);
  1291. mvs_release_task(mvi, dev);
  1292. spin_unlock_irqrestore(&mvi->lock, flags);
  1293. return rc;
  1294. }
  1295. /* optional SAM-3 */
  1296. int mvs_query_task(struct sas_task *task)
  1297. {
  1298. u32 tag;
  1299. struct scsi_lun lun;
  1300. struct mvs_tmf_task tmf_task;
  1301. int rc = TMF_RESP_FUNC_FAILED;
  1302. if (task->lldd_task && task->task_proto & SAS_PROTOCOL_SSP) {
  1303. struct scsi_cmnd * cmnd = (struct scsi_cmnd *)task->uldd_task;
  1304. struct domain_device *dev = task->dev;
  1305. struct mvs_device *mvi_dev = (struct mvs_device *)dev->lldd_dev;
  1306. struct mvs_info *mvi = mvi_dev->mvi_info;
  1307. int_to_scsilun(cmnd->device->lun, &lun);
  1308. rc = mvs_find_tag(mvi, task, &tag);
  1309. if (rc == 0) {
  1310. rc = TMF_RESP_FUNC_FAILED;
  1311. return rc;
  1312. }
  1313. tmf_task.tmf = TMF_QUERY_TASK;
  1314. tmf_task.tag_of_task_to_be_managed = cpu_to_le16(tag);
  1315. rc = mvs_debug_issue_ssp_tmf(dev, lun.scsi_lun, &tmf_task);
  1316. switch (rc) {
  1317. /* The task is still in Lun, release it then */
  1318. case TMF_RESP_FUNC_SUCC:
  1319. /* The task is not in Lun or failed, reset the phy */
  1320. case TMF_RESP_FUNC_FAILED:
  1321. case TMF_RESP_FUNC_COMPLETE:
  1322. break;
  1323. }
  1324. }
  1325. mv_printk("%s:rc= %d\n", __func__, rc);
  1326. return rc;
  1327. }
  1328. /* mandatory SAM-3, still need free task/slot info */
  1329. int mvs_abort_task(struct sas_task *task)
  1330. {
  1331. struct scsi_lun lun;
  1332. struct mvs_tmf_task tmf_task;
  1333. struct domain_device *dev = task->dev;
  1334. struct mvs_device *mvi_dev = (struct mvs_device *)dev->lldd_dev;
  1335. struct mvs_info *mvi;
  1336. int rc = TMF_RESP_FUNC_FAILED;
  1337. unsigned long flags;
  1338. u32 tag;
  1339. if (!mvi_dev) {
  1340. mv_printk("Device has removed\n");
  1341. return TMF_RESP_FUNC_FAILED;
  1342. }
  1343. mvi = mvi_dev->mvi_info;
  1344. spin_lock_irqsave(&task->task_state_lock, flags);
  1345. if (task->task_state_flags & SAS_TASK_STATE_DONE) {
  1346. spin_unlock_irqrestore(&task->task_state_lock, flags);
  1347. rc = TMF_RESP_FUNC_COMPLETE;
  1348. goto out;
  1349. }
  1350. spin_unlock_irqrestore(&task->task_state_lock, flags);
  1351. mvi_dev->dev_status = MVS_DEV_EH;
  1352. if (task->lldd_task && task->task_proto & SAS_PROTOCOL_SSP) {
  1353. struct scsi_cmnd * cmnd = (struct scsi_cmnd *)task->uldd_task;
  1354. int_to_scsilun(cmnd->device->lun, &lun);
  1355. rc = mvs_find_tag(mvi, task, &tag);
  1356. if (rc == 0) {
  1357. mv_printk("No such tag in %s\n", __func__);
  1358. rc = TMF_RESP_FUNC_FAILED;
  1359. return rc;
  1360. }
  1361. tmf_task.tmf = TMF_ABORT_TASK;
  1362. tmf_task.tag_of_task_to_be_managed = cpu_to_le16(tag);
  1363. rc = mvs_debug_issue_ssp_tmf(dev, lun.scsi_lun, &tmf_task);
  1364. /* if successful, clear the task and callback forwards.*/
  1365. if (rc == TMF_RESP_FUNC_COMPLETE) {
  1366. u32 slot_no;
  1367. struct mvs_slot_info *slot;
  1368. if (task->lldd_task) {
  1369. slot = task->lldd_task;
  1370. slot_no = (u32) (slot - mvi->slot_info);
  1371. spin_lock_irqsave(&mvi->lock, flags);
  1372. mvs_slot_complete(mvi, slot_no, 1);
  1373. spin_unlock_irqrestore(&mvi->lock, flags);
  1374. }
  1375. }
  1376. } else if (task->task_proto & SAS_PROTOCOL_SATA ||
  1377. task->task_proto & SAS_PROTOCOL_STP) {
  1378. if (SAS_SATA_DEV == dev->dev_type) {
  1379. struct mvs_slot_info *slot = task->lldd_task;
  1380. u32 slot_idx = (u32)(slot - mvi->slot_info);
  1381. mv_dprintk("mvs_abort_task() mvi=%p task=%p "
  1382. "slot=%p slot_idx=x%x\n",
  1383. mvi, task, slot, slot_idx);
  1384. task->task_state_flags |= SAS_TASK_STATE_ABORTED;
  1385. mvs_slot_task_free(mvi, task, slot, slot_idx);
  1386. rc = TMF_RESP_FUNC_COMPLETE;
  1387. goto out;
  1388. }
  1389. }
  1390. out:
  1391. if (rc != TMF_RESP_FUNC_COMPLETE)
  1392. mv_printk("%s:rc= %d\n", __func__, rc);
  1393. return rc;
  1394. }
  1395. int mvs_abort_task_set(struct domain_device *dev, u8 *lun)
  1396. {
  1397. int rc = TMF_RESP_FUNC_FAILED;
  1398. struct mvs_tmf_task tmf_task;
  1399. tmf_task.tmf = TMF_ABORT_TASK_SET;
  1400. rc = mvs_debug_issue_ssp_tmf(dev, lun, &tmf_task);
  1401. return rc;
  1402. }
  1403. int mvs_clear_aca(struct domain_device *dev, u8 *lun)
  1404. {
  1405. int rc = TMF_RESP_FUNC_FAILED;
  1406. struct mvs_tmf_task tmf_task;
  1407. tmf_task.tmf = TMF_CLEAR_ACA;
  1408. rc = mvs_debug_issue_ssp_tmf(dev, lun, &tmf_task);
  1409. return rc;
  1410. }
  1411. int mvs_clear_task_set(struct domain_device *dev, u8 *lun)
  1412. {
  1413. int rc = TMF_RESP_FUNC_FAILED;
  1414. struct mvs_tmf_task tmf_task;
  1415. tmf_task.tmf = TMF_CLEAR_TASK_SET;
  1416. rc = mvs_debug_issue_ssp_tmf(dev, lun, &tmf_task);
  1417. return rc;
  1418. }
  1419. static int mvs_sata_done(struct mvs_info *mvi, struct sas_task *task,
  1420. u32 slot_idx, int err)
  1421. {
  1422. struct mvs_device *mvi_dev = task->dev->lldd_dev;
  1423. struct task_status_struct *tstat = &task->task_status;
  1424. struct ata_task_resp *resp = (struct ata_task_resp *)tstat->buf;
  1425. int stat = SAM_STAT_GOOD;
  1426. resp->frame_len = sizeof(struct dev_to_host_fis);
  1427. memcpy(&resp->ending_fis[0],
  1428. SATA_RECEIVED_D2H_FIS(mvi_dev->taskfileset),
  1429. sizeof(struct dev_to_host_fis));
  1430. tstat->buf_valid_size = sizeof(*resp);
  1431. if (unlikely(err)) {
  1432. if (unlikely(err & CMD_ISS_STPD))
  1433. stat = SAS_OPEN_REJECT;
  1434. else
  1435. stat = SAS_PROTO_RESPONSE;
  1436. }
  1437. return stat;
  1438. }
  1439. void mvs_set_sense(u8 *buffer, int len, int d_sense,
  1440. int key, int asc, int ascq)
  1441. {
  1442. memset(buffer, 0, len);
  1443. if (d_sense) {
  1444. /* Descriptor format */
  1445. if (len < 4) {
  1446. mv_printk("Length %d of sense buffer too small to "
  1447. "fit sense %x:%x:%x", len, key, asc, ascq);
  1448. }
  1449. buffer[0] = 0x72; /* Response Code */
  1450. if (len > 1)
  1451. buffer[1] = key; /* Sense Key */
  1452. if (len > 2)
  1453. buffer[2] = asc; /* ASC */
  1454. if (len > 3)
  1455. buffer[3] = ascq; /* ASCQ */
  1456. } else {
  1457. if (len < 14) {
  1458. mv_printk("Length %d of sense buffer too small to "
  1459. "fit sense %x:%x:%x", len, key, asc, ascq);
  1460. }
  1461. buffer[0] = 0x70; /* Response Code */
  1462. if (len > 2)
  1463. buffer[2] = key; /* Sense Key */
  1464. if (len > 7)
  1465. buffer[7] = 0x0a; /* Additional Sense Length */
  1466. if (len > 12)
  1467. buffer[12] = asc; /* ASC */
  1468. if (len > 13)
  1469. buffer[13] = ascq; /* ASCQ */
  1470. }
  1471. return;
  1472. }
  1473. void mvs_fill_ssp_resp_iu(struct ssp_response_iu *iu,
  1474. u8 key, u8 asc, u8 asc_q)
  1475. {
  1476. iu->datapres = 2;
  1477. iu->response_data_len = 0;
  1478. iu->sense_data_len = 17;
  1479. iu->status = 02;
  1480. mvs_set_sense(iu->sense_data, 17, 0,
  1481. key, asc, asc_q);
  1482. }
  1483. static int mvs_slot_err(struct mvs_info *mvi, struct sas_task *task,
  1484. u32 slot_idx)
  1485. {
  1486. struct mvs_slot_info *slot = &mvi->slot_info[slot_idx];
  1487. int stat;
  1488. u32 err_dw0 = le32_to_cpu(*(u32 *)slot->response);
  1489. u32 err_dw1 = le32_to_cpu(*((u32 *)slot->response + 1));
  1490. u32 tfs = 0;
  1491. enum mvs_port_type type = PORT_TYPE_SAS;
  1492. if (err_dw0 & CMD_ISS_STPD)
  1493. MVS_CHIP_DISP->issue_stop(mvi, type, tfs);
  1494. MVS_CHIP_DISP->command_active(mvi, slot_idx);
  1495. stat = SAM_STAT_CHECK_CONDITION;
  1496. switch (task->task_proto) {
  1497. case SAS_PROTOCOL_SSP:
  1498. {
  1499. stat = SAS_ABORTED_TASK;
  1500. if ((err_dw0 & NO_DEST) || err_dw1 & bit(31)) {
  1501. struct ssp_response_iu *iu = slot->response +
  1502. sizeof(struct mvs_err_info);
  1503. mvs_fill_ssp_resp_iu(iu, NOT_READY, 0x04, 01);
  1504. sas_ssp_task_response(mvi->dev, task, iu);
  1505. stat = SAM_STAT_CHECK_CONDITION;
  1506. }
  1507. if (err_dw1 & bit(31))
  1508. mv_printk("reuse same slot, retry command.\n");
  1509. break;
  1510. }
  1511. case SAS_PROTOCOL_SMP:
  1512. stat = SAM_STAT_CHECK_CONDITION;
  1513. break;
  1514. case SAS_PROTOCOL_SATA:
  1515. case SAS_PROTOCOL_STP:
  1516. case SAS_PROTOCOL_SATA | SAS_PROTOCOL_STP:
  1517. {
  1518. task->ata_task.use_ncq = 0;
  1519. stat = SAS_PROTO_RESPONSE;
  1520. mvs_sata_done(mvi, task, slot_idx, err_dw0);
  1521. }
  1522. break;
  1523. default:
  1524. break;
  1525. }
  1526. return stat;
  1527. }
  1528. int mvs_slot_complete(struct mvs_info *mvi, u32 rx_desc, u32 flags)
  1529. {
  1530. u32 slot_idx = rx_desc & RXQ_SLOT_MASK;
  1531. struct mvs_slot_info *slot = &mvi->slot_info[slot_idx];
  1532. struct sas_task *task = slot->task;
  1533. struct mvs_device *mvi_dev = NULL;
  1534. struct task_status_struct *tstat;
  1535. struct domain_device *dev;
  1536. u32 aborted;
  1537. void *to;
  1538. enum exec_status sts;
  1539. if (unlikely(!task || !task->lldd_task || !task->dev))
  1540. return -1;
  1541. tstat = &task->task_status;
  1542. dev = task->dev;
  1543. mvi_dev = dev->lldd_dev;
  1544. spin_lock(&task->task_state_lock);
  1545. task->task_state_flags &=
  1546. ~(SAS_TASK_STATE_PENDING | SAS_TASK_AT_INITIATOR);
  1547. task->task_state_flags |= SAS_TASK_STATE_DONE;
  1548. /* race condition*/
  1549. aborted = task->task_state_flags & SAS_TASK_STATE_ABORTED;
  1550. spin_unlock(&task->task_state_lock);
  1551. memset(tstat, 0, sizeof(*tstat));
  1552. tstat->resp = SAS_TASK_COMPLETE;
  1553. if (unlikely(aborted)) {
  1554. tstat->stat = SAS_ABORTED_TASK;
  1555. if (mvi_dev && mvi_dev->running_req)
  1556. mvi_dev->running_req--;
  1557. if (sas_protocol_ata(task->task_proto))
  1558. mvs_free_reg_set(mvi, mvi_dev);
  1559. mvs_slot_task_free(mvi, task, slot, slot_idx);
  1560. return -1;
  1561. }
  1562. /* when no device attaching, go ahead and complete by error handling*/
  1563. if (unlikely(!mvi_dev || flags)) {
  1564. if (!mvi_dev)
  1565. mv_dprintk("port has not device.\n");
  1566. tstat->stat = SAS_PHY_DOWN;
  1567. goto out;
  1568. }
  1569. /*
  1570. * error info record present; slot->response is 32 bit aligned but may
  1571. * not be 64 bit aligned, so check for zero in two 32 bit reads
  1572. */
  1573. if (unlikely((rx_desc & RXQ_ERR)
  1574. && (*((u32 *)slot->response)
  1575. || *(((u32 *)slot->response) + 1)))) {
  1576. mv_dprintk("port %d slot %d rx_desc %X has error info"
  1577. "%016llX.\n", slot->port->sas_port.id, slot_idx,
  1578. rx_desc, get_unaligned_le64(slot->response));
  1579. tstat->stat = mvs_slot_err(mvi, task, slot_idx);
  1580. tstat->resp = SAS_TASK_COMPLETE;
  1581. goto out;
  1582. }
  1583. switch (task->task_proto) {
  1584. case SAS_PROTOCOL_SSP:
  1585. /* hw says status == 0, datapres == 0 */
  1586. if (rx_desc & RXQ_GOOD) {
  1587. tstat->stat = SAM_STAT_GOOD;
  1588. tstat->resp = SAS_TASK_COMPLETE;
  1589. }
  1590. /* response frame present */
  1591. else if (rx_desc & RXQ_RSP) {
  1592. struct ssp_response_iu *iu = slot->response +
  1593. sizeof(struct mvs_err_info);
  1594. sas_ssp_task_response(mvi->dev, task, iu);
  1595. } else
  1596. tstat->stat = SAM_STAT_CHECK_CONDITION;
  1597. break;
  1598. case SAS_PROTOCOL_SMP: {
  1599. struct scatterlist *sg_resp = &task->smp_task.smp_resp;
  1600. tstat->stat = SAM_STAT_GOOD;
  1601. to = kmap_atomic(sg_page(sg_resp));
  1602. memcpy(to + sg_resp->offset,
  1603. slot->response + sizeof(struct mvs_err_info),
  1604. sg_dma_len(sg_resp));
  1605. kunmap_atomic(to);
  1606. break;
  1607. }
  1608. case SAS_PROTOCOL_SATA:
  1609. case SAS_PROTOCOL_STP:
  1610. case SAS_PROTOCOL_SATA | SAS_PROTOCOL_STP: {
  1611. tstat->stat = mvs_sata_done(mvi, task, slot_idx, 0);
  1612. break;
  1613. }
  1614. default:
  1615. tstat->stat = SAM_STAT_CHECK_CONDITION;
  1616. break;
  1617. }
  1618. if (!slot->port->port_attached) {
  1619. mv_dprintk("port %d has removed.\n", slot->port->sas_port.id);
  1620. tstat->stat = SAS_PHY_DOWN;
  1621. }
  1622. out:
  1623. if (mvi_dev && mvi_dev->running_req) {
  1624. mvi_dev->running_req--;
  1625. if (sas_protocol_ata(task->task_proto) && !mvi_dev->running_req)
  1626. mvs_free_reg_set(mvi, mvi_dev);
  1627. }
  1628. mvs_slot_task_free(mvi, task, slot, slot_idx);
  1629. sts = tstat->stat;
  1630. spin_unlock(&mvi->lock);
  1631. if (task->task_done)
  1632. task->task_done(task);
  1633. spin_lock(&mvi->lock);
  1634. return sts;
  1635. }
  1636. void mvs_do_release_task(struct mvs_info *mvi,
  1637. int phy_no, struct domain_device *dev)
  1638. {
  1639. u32 slot_idx;
  1640. struct mvs_phy *phy;
  1641. struct mvs_port *port;
  1642. struct mvs_slot_info *slot, *slot2;
  1643. phy = &mvi->phy[phy_no];
  1644. port = phy->port;
  1645. if (!port)
  1646. return;
  1647. /* clean cmpl queue in case request is already finished */
  1648. mvs_int_rx(mvi, false);
  1649. list_for_each_entry_safe(slot, slot2, &port->list, entry) {
  1650. struct sas_task *task;
  1651. slot_idx = (u32) (slot - mvi->slot_info);
  1652. task = slot->task;
  1653. if (dev && task->dev != dev)
  1654. continue;
  1655. mv_printk("Release slot [%x] tag[%x], task [%p]:\n",
  1656. slot_idx, slot->slot_tag, task);
  1657. MVS_CHIP_DISP->command_active(mvi, slot_idx);
  1658. mvs_slot_complete(mvi, slot_idx, 1);
  1659. }
  1660. }
  1661. void mvs_release_task(struct mvs_info *mvi,
  1662. struct domain_device *dev)
  1663. {
  1664. int i, phyno[WIDE_PORT_MAX_PHY], num;
  1665. num = mvs_find_dev_phyno(dev, phyno);
  1666. for (i = 0; i < num; i++)
  1667. mvs_do_release_task(mvi, phyno[i], dev);
  1668. }
  1669. static void mvs_phy_disconnected(struct mvs_phy *phy)
  1670. {
  1671. phy->phy_attached = 0;
  1672. phy->att_dev_info = 0;
  1673. phy->att_dev_sas_addr = 0;
  1674. }
  1675. static void mvs_work_queue(struct work_struct *work)
  1676. {
  1677. struct delayed_work *dw = container_of(work, struct delayed_work, work);
  1678. struct mvs_wq *mwq = container_of(dw, struct mvs_wq, work_q);
  1679. struct mvs_info *mvi = mwq->mvi;
  1680. unsigned long flags;
  1681. u32 phy_no = (unsigned long) mwq->data;
  1682. struct sas_ha_struct *sas_ha = mvi->sas;
  1683. struct mvs_phy *phy = &mvi->phy[phy_no];
  1684. struct asd_sas_phy *sas_phy = &phy->sas_phy;
  1685. spin_lock_irqsave(&mvi->lock, flags);
  1686. if (mwq->handler & PHY_PLUG_EVENT) {
  1687. if (phy->phy_event & PHY_PLUG_OUT) {
  1688. u32 tmp;
  1689. struct sas_identify_frame *id;
  1690. id = (struct sas_identify_frame *)phy->frame_rcvd;
  1691. tmp = MVS_CHIP_DISP->read_phy_ctl(mvi, phy_no);
  1692. phy->phy_event &= ~PHY_PLUG_OUT;
  1693. if (!(tmp & PHY_READY_MASK)) {
  1694. sas_phy_disconnected(sas_phy);
  1695. mvs_phy_disconnected(phy);
  1696. sas_ha->notify_phy_event(sas_phy,
  1697. PHYE_LOSS_OF_SIGNAL);
  1698. mv_dprintk("phy%d Removed Device\n", phy_no);
  1699. } else {
  1700. MVS_CHIP_DISP->detect_porttype(mvi, phy_no);
  1701. mvs_update_phyinfo(mvi, phy_no, 1);
  1702. mvs_bytes_dmaed(mvi, phy_no);
  1703. mvs_port_notify_formed(sas_phy, 0);
  1704. mv_dprintk("phy%d Attached Device\n", phy_no);
  1705. }
  1706. }
  1707. } else if (mwq->handler & EXP_BRCT_CHG) {
  1708. phy->phy_event &= ~EXP_BRCT_CHG;
  1709. sas_ha->notify_port_event(sas_phy,
  1710. PORTE_BROADCAST_RCVD);
  1711. mv_dprintk("phy%d Got Broadcast Change\n", phy_no);
  1712. }
  1713. list_del(&mwq->entry);
  1714. spin_unlock_irqrestore(&mvi->lock, flags);
  1715. kfree(mwq);
  1716. }
  1717. static int mvs_handle_event(struct mvs_info *mvi, void *data, int handler)
  1718. {
  1719. struct mvs_wq *mwq;
  1720. int ret = 0;
  1721. mwq = kmalloc(sizeof(struct mvs_wq), GFP_ATOMIC);
  1722. if (mwq) {
  1723. mwq->mvi = mvi;
  1724. mwq->data = data;
  1725. mwq->handler = handler;
  1726. MV_INIT_DELAYED_WORK(&mwq->work_q, mvs_work_queue, mwq);
  1727. list_add_tail(&mwq->entry, &mvi->wq_list);
  1728. schedule_delayed_work(&mwq->work_q, HZ * 2);
  1729. } else
  1730. ret = -ENOMEM;
  1731. return ret;
  1732. }
  1733. static void mvs_sig_time_out(unsigned long tphy)
  1734. {
  1735. struct mvs_phy *phy = (struct mvs_phy *)tphy;
  1736. struct mvs_info *mvi = phy->mvi;
  1737. u8 phy_no;
  1738. for (phy_no = 0; phy_no < mvi->chip->n_phy; phy_no++) {
  1739. if (&mvi->phy[phy_no] == phy) {
  1740. mv_dprintk("Get signature time out, reset phy %d\n",
  1741. phy_no+mvi->id*mvi->chip->n_phy);
  1742. MVS_CHIP_DISP->phy_reset(mvi, phy_no, MVS_HARD_RESET);
  1743. }
  1744. }
  1745. }
  1746. void mvs_int_port(struct mvs_info *mvi, int phy_no, u32 events)
  1747. {
  1748. u32 tmp;
  1749. struct mvs_phy *phy = &mvi->phy[phy_no];
  1750. phy->irq_status = MVS_CHIP_DISP->read_port_irq_stat(mvi, phy_no);
  1751. MVS_CHIP_DISP->write_port_irq_stat(mvi, phy_no, phy->irq_status);
  1752. mv_dprintk("phy %d ctrl sts=0x%08X.\n", phy_no+mvi->id*mvi->chip->n_phy,
  1753. MVS_CHIP_DISP->read_phy_ctl(mvi, phy_no));
  1754. mv_dprintk("phy %d irq sts = 0x%08X\n", phy_no+mvi->id*mvi->chip->n_phy,
  1755. phy->irq_status);
  1756. /*
  1757. * events is port event now ,
  1758. * we need check the interrupt status which belongs to per port.
  1759. */
  1760. if (phy->irq_status & PHYEV_DCDR_ERR) {
  1761. mv_dprintk("phy %d STP decoding error.\n",
  1762. phy_no + mvi->id*mvi->chip->n_phy);
  1763. }
  1764. if (phy->irq_status & PHYEV_POOF) {
  1765. mdelay(500);
  1766. if (!(phy->phy_event & PHY_PLUG_OUT)) {
  1767. int dev_sata = phy->phy_type & PORT_TYPE_SATA;
  1768. int ready;
  1769. mvs_do_release_task(mvi, phy_no, NULL);
  1770. phy->phy_event |= PHY_PLUG_OUT;
  1771. MVS_CHIP_DISP->clear_srs_irq(mvi, 0, 1);
  1772. mvs_handle_event(mvi,
  1773. (void *)(unsigned long)phy_no,
  1774. PHY_PLUG_EVENT);
  1775. ready = mvs_is_phy_ready(mvi, phy_no);
  1776. if (ready || dev_sata) {
  1777. if (MVS_CHIP_DISP->stp_reset)
  1778. MVS_CHIP_DISP->stp_reset(mvi,
  1779. phy_no);
  1780. else
  1781. MVS_CHIP_DISP->phy_reset(mvi,
  1782. phy_no, MVS_SOFT_RESET);
  1783. return;
  1784. }
  1785. }
  1786. }
  1787. if (phy->irq_status & PHYEV_COMWAKE) {
  1788. tmp = MVS_CHIP_DISP->read_port_irq_mask(mvi, phy_no);
  1789. MVS_CHIP_DISP->write_port_irq_mask(mvi, phy_no,
  1790. tmp | PHYEV_SIG_FIS);
  1791. if (phy->timer.function == NULL) {
  1792. phy->timer.data = (unsigned long)phy;
  1793. phy->timer.function = mvs_sig_time_out;
  1794. phy->timer.expires = jiffies + 5*HZ;
  1795. add_timer(&phy->timer);
  1796. }
  1797. }
  1798. if (phy->irq_status & (PHYEV_SIG_FIS | PHYEV_ID_DONE)) {
  1799. phy->phy_status = mvs_is_phy_ready(mvi, phy_no);
  1800. mv_dprintk("notify plug in on phy[%d]\n", phy_no);
  1801. if (phy->phy_status) {
  1802. mdelay(10);
  1803. MVS_CHIP_DISP->detect_porttype(mvi, phy_no);
  1804. if (phy->phy_type & PORT_TYPE_SATA) {
  1805. tmp = MVS_CHIP_DISP->read_port_irq_mask(
  1806. mvi, phy_no);
  1807. tmp &= ~PHYEV_SIG_FIS;
  1808. MVS_CHIP_DISP->write_port_irq_mask(mvi,
  1809. phy_no, tmp);
  1810. }
  1811. mvs_update_phyinfo(mvi, phy_no, 0);
  1812. if (phy->phy_type & PORT_TYPE_SAS) {
  1813. MVS_CHIP_DISP->phy_reset(mvi, phy_no, MVS_PHY_TUNE);
  1814. mdelay(10);
  1815. }
  1816. mvs_bytes_dmaed(mvi, phy_no);
  1817. /* whether driver is going to handle hot plug */
  1818. if (phy->phy_event & PHY_PLUG_OUT) {
  1819. mvs_port_notify_formed(&phy->sas_phy, 0);
  1820. phy->phy_event &= ~PHY_PLUG_OUT;
  1821. }
  1822. } else {
  1823. mv_dprintk("plugin interrupt but phy%d is gone\n",
  1824. phy_no + mvi->id*mvi->chip->n_phy);
  1825. }
  1826. } else if (phy->irq_status & PHYEV_BROAD_CH) {
  1827. mv_dprintk("phy %d broadcast change.\n",
  1828. phy_no + mvi->id*mvi->chip->n_phy);
  1829. mvs_handle_event(mvi, (void *)(unsigned long)phy_no,
  1830. EXP_BRCT_CHG);
  1831. }
  1832. }
  1833. int mvs_int_rx(struct mvs_info *mvi, bool self_clear)
  1834. {
  1835. u32 rx_prod_idx, rx_desc;
  1836. bool attn = false;
  1837. /* the first dword in the RX ring is special: it contains
  1838. * a mirror of the hardware's RX producer index, so that
  1839. * we don't have to stall the CPU reading that register.
  1840. * The actual RX ring is offset by one dword, due to this.
  1841. */
  1842. rx_prod_idx = mvi->rx_cons;
  1843. mvi->rx_cons = le32_to_cpu(mvi->rx[0]);
  1844. if (mvi->rx_cons == 0xfff) /* h/w hasn't touched RX ring yet */
  1845. return 0;
  1846. /* The CMPL_Q may come late, read from register and try again
  1847. * note: if coalescing is enabled,
  1848. * it will need to read from register every time for sure
  1849. */
  1850. if (unlikely(mvi->rx_cons == rx_prod_idx))
  1851. mvi->rx_cons = MVS_CHIP_DISP->rx_update(mvi) & RX_RING_SZ_MASK;
  1852. if (mvi->rx_cons == rx_prod_idx)
  1853. return 0;
  1854. while (mvi->rx_cons != rx_prod_idx) {
  1855. /* increment our internal RX consumer pointer */
  1856. rx_prod_idx = (rx_prod_idx + 1) & (MVS_RX_RING_SZ - 1);
  1857. rx_desc = le32_to_cpu(mvi->rx[rx_prod_idx + 1]);
  1858. if (likely(rx_desc & RXQ_DONE))
  1859. mvs_slot_complete(mvi, rx_desc, 0);
  1860. if (rx_desc & RXQ_ATTN) {
  1861. attn = true;
  1862. } else if (rx_desc & RXQ_ERR) {
  1863. if (!(rx_desc & RXQ_DONE))
  1864. mvs_slot_complete(mvi, rx_desc, 0);
  1865. } else if (rx_desc & RXQ_SLOT_RESET) {
  1866. mvs_slot_free(mvi, rx_desc);
  1867. }
  1868. }
  1869. if (attn && self_clear)
  1870. MVS_CHIP_DISP->int_full(mvi);
  1871. return 0;
  1872. }