8250_fintek.c 5.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249
  1. /*
  2. * Probe for F81216A LPC to 4 UART
  3. *
  4. * Based on drivers/tty/serial/8250_pnp.c, by Russell King, et al
  5. *
  6. * Copyright (C) 2014 Ricardo Ribalda, Qtechnology A/S
  7. *
  8. *
  9. * This program is free software; you can redistribute it and/or modify
  10. * it under the terms of the GNU General Public License as published by
  11. * the Free Software Foundation; either version 2 of the License.
  12. */
  13. #include <linux/module.h>
  14. #include <linux/pci.h>
  15. #include <linux/pnp.h>
  16. #include <linux/kernel.h>
  17. #include <linux/serial_core.h>
  18. #include "8250.h"
  19. #define ADDR_PORT 0x4E
  20. #define DATA_PORT 0x4F
  21. #define ENTRY_KEY 0x77
  22. #define EXIT_KEY 0xAA
  23. #define CHIP_ID1 0x20
  24. #define CHIP_ID1_VAL 0x02
  25. #define CHIP_ID2 0x21
  26. #define CHIP_ID2_VAL 0x16
  27. #define VENDOR_ID1 0x23
  28. #define VENDOR_ID1_VAL 0x19
  29. #define VENDOR_ID2 0x24
  30. #define VENDOR_ID2_VAL 0x34
  31. #define LDN 0x7
  32. #define RS485 0xF0
  33. #define RTS_INVERT BIT(5)
  34. #define RS485_URA BIT(4)
  35. #define RXW4C_IRA BIT(3)
  36. #define TXW4C_IRA BIT(2)
  37. #define DRIVER_NAME "8250_fintek"
  38. static int fintek_8250_enter_key(void){
  39. if (!request_muxed_region(ADDR_PORT, 2, DRIVER_NAME))
  40. return -EBUSY;
  41. outb(ENTRY_KEY, ADDR_PORT);
  42. outb(ENTRY_KEY, ADDR_PORT);
  43. return 0;
  44. }
  45. static void fintek_8250_exit_key(void){
  46. outb(EXIT_KEY, ADDR_PORT);
  47. release_region(ADDR_PORT, 2);
  48. }
  49. static int fintek_8250_get_index(resource_size_t base_addr)
  50. {
  51. resource_size_t base[] = {0x3f8, 0x2f8, 0x3e8, 0x2e8};
  52. int i;
  53. for (i = 0; i < ARRAY_SIZE(base); i++)
  54. if (base_addr == base[i])
  55. return i;
  56. return -ENODEV;
  57. }
  58. static int fintek_8250_check_id(void)
  59. {
  60. outb(CHIP_ID1, ADDR_PORT);
  61. if (inb(DATA_PORT) != CHIP_ID1_VAL)
  62. return -ENODEV;
  63. outb(CHIP_ID2, ADDR_PORT);
  64. if (inb(DATA_PORT) != CHIP_ID2_VAL)
  65. return -ENODEV;
  66. outb(VENDOR_ID1, ADDR_PORT);
  67. if (inb(DATA_PORT) != VENDOR_ID1_VAL)
  68. return -ENODEV;
  69. outb(VENDOR_ID2, ADDR_PORT);
  70. if (inb(DATA_PORT) != VENDOR_ID2_VAL)
  71. return -ENODEV;
  72. return 0;
  73. }
  74. static int fintek_8250_rs4850_config(struct uart_8250_port *uart,
  75. struct serial_rs485 *rs485)
  76. {
  77. uint8_t config = 0;
  78. int index = fintek_8250_get_index(uart->port.iobase);
  79. if (index < 0)
  80. return -EINVAL;
  81. if (rs485->flags & SER_RS485_ENABLED)
  82. memset(rs485->padding, 0, sizeof(rs485->padding));
  83. else
  84. memset(rs485, 0, sizeof(*rs485));
  85. rs485->flags &= SER_RS485_ENABLED | SER_RS485_RTS_ON_SEND |
  86. SER_RS485_RTS_AFTER_SEND;
  87. if (rs485->delay_rts_before_send) {
  88. rs485->delay_rts_before_send = 1;
  89. config |= TXW4C_IRA;
  90. }
  91. if (rs485->delay_rts_after_send) {
  92. rs485->delay_rts_after_send = 1;
  93. config |= RXW4C_IRA;
  94. }
  95. if ((!!(rs485->flags & SER_RS485_RTS_ON_SEND)) ==
  96. (!!(rs485->flags & SER_RS485_RTS_AFTER_SEND)))
  97. rs485->flags &= SER_RS485_ENABLED;
  98. else
  99. config |= RS485_URA;
  100. if (rs485->flags & SER_RS485_RTS_ON_SEND)
  101. config |= RTS_INVERT;
  102. if (fintek_8250_enter_key())
  103. return -EBUSY;
  104. outb(LDN, ADDR_PORT);
  105. outb(index, DATA_PORT);
  106. outb(RS485, ADDR_PORT);
  107. outb(config, DATA_PORT);
  108. fintek_8250_exit_key();
  109. return 0;
  110. }
  111. static int
  112. fintek_8250_probe(struct pnp_dev *dev, const struct pnp_device_id *dev_id)
  113. {
  114. int line;
  115. struct uart_8250_port uart;
  116. int ret;
  117. if (!pnp_port_valid(dev, 0))
  118. return -ENODEV;
  119. if (fintek_8250_get_index(pnp_port_start(dev, 0)) < 0)
  120. return -ENODEV;
  121. /* Enable configuration registers*/
  122. if (fintek_8250_enter_key())
  123. return -EBUSY;
  124. /*Check ID*/
  125. ret = fintek_8250_check_id();
  126. fintek_8250_exit_key();
  127. if (ret)
  128. return ret;
  129. memset(&uart, 0, sizeof(uart));
  130. if (!pnp_irq_valid(dev, 0))
  131. return -ENODEV;
  132. uart.port.irq = pnp_irq(dev, 0);
  133. uart.port.iobase = pnp_port_start(dev, 0);
  134. uart.port.iotype = UPIO_PORT;
  135. uart.rs485_config = fintek_8250_rs4850_config;
  136. uart.port.flags |= UPF_SKIP_TEST | UPF_BOOT_AUTOCONF;
  137. if (pnp_irq_flags(dev, 0) & IORESOURCE_IRQ_SHAREABLE)
  138. uart.port.flags |= UPF_SHARE_IRQ;
  139. uart.port.uartclk = 1843200;
  140. uart.port.dev = &dev->dev;
  141. line = serial8250_register_8250_port(&uart);
  142. if (line < 0)
  143. return -ENODEV;
  144. pnp_set_drvdata(dev, (void *)((long)line + 1));
  145. return 0;
  146. }
  147. static void fintek_8250_remove(struct pnp_dev *dev)
  148. {
  149. long line = (long)pnp_get_drvdata(dev);
  150. if (line)
  151. serial8250_unregister_port(line - 1);
  152. }
  153. #ifdef CONFIG_PM
  154. static int fintek_8250_suspend(struct pnp_dev *dev, pm_message_t state)
  155. {
  156. long line = (long)pnp_get_drvdata(dev);
  157. if (!line)
  158. return -ENODEV;
  159. serial8250_suspend_port(line - 1);
  160. return 0;
  161. }
  162. static int fintek_8250_resume(struct pnp_dev *dev)
  163. {
  164. long line = (long)pnp_get_drvdata(dev);
  165. if (!line)
  166. return -ENODEV;
  167. serial8250_resume_port(line - 1);
  168. return 0;
  169. }
  170. #else
  171. #define fintek_8250_suspend NULL
  172. #define fintek_8250_resume NULL
  173. #endif /* CONFIG_PM */
  174. static const struct pnp_device_id fintek_dev_table[] = {
  175. /* Qtechnology Panel PC / IO1000 */
  176. { "PNP0501"},
  177. {}
  178. };
  179. MODULE_DEVICE_TABLE(pnp, fintek_dev_table);
  180. static struct pnp_driver fintek_8250_driver = {
  181. .name = DRIVER_NAME,
  182. .probe = fintek_8250_probe,
  183. .remove = fintek_8250_remove,
  184. .suspend = fintek_8250_suspend,
  185. .resume = fintek_8250_resume,
  186. .id_table = fintek_dev_table,
  187. };
  188. static int fintek_8250_init(void)
  189. {
  190. return pnp_register_driver(&fintek_8250_driver);
  191. }
  192. module_init(fintek_8250_init);
  193. static void fintek_8250_exit(void)
  194. {
  195. pnp_unregister_driver(&fintek_8250_driver);
  196. }
  197. module_exit(fintek_8250_exit);
  198. MODULE_DESCRIPTION("Fintek F812164 module");
  199. MODULE_AUTHOR("Ricardo Ribalda <ricardo.ribalda@gmail.com>");
  200. MODULE_LICENSE("GPL");