| 1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798 |
- #ifndef __WDT_HW_H__
- #define __WDT_HW_H__
- #define MTK_WDT_BASE toprgu_base
- #define MTK_WDT_MODE (MTK_WDT_BASE+0x0000)
- #define MTK_WDT_LENGTH (MTK_WDT_BASE+0x0004)
- #define MTK_WDT_RESTART (MTK_WDT_BASE+0x0008)
- #define MTK_WDT_STATUS (MTK_WDT_BASE+0x000C)
- #define MTK_WDT_INTERVAL (MTK_WDT_BASE+0x0010)
- #define MTK_WDT_SWRST (MTK_WDT_BASE+0x0014)
- #define MTK_WDT_SWSYSRST (MTK_WDT_BASE+0x0018)
- #define MTK_WDT_NONRST_REG (MTK_WDT_BASE+0x0020)
- #define MTK_WDT_NONRST_REG2 (MTK_WDT_BASE+0x0024)
- #define MTK_WDT_REQ_MODE (MTK_WDT_BASE+0x0030)
- #define MTK_WDT_REQ_IRQ_EN (MTK_WDT_BASE+0x0034)
- #define MTK_WDT_DRAMC_CTL (MTK_WDT_BASE+0x0040)
- /*WDT_MODE*/
- #define MTK_WDT_MODE_KEYMASK (0xff00)
- #define MTK_WDT_MODE_KEY (0x22000000)
- #define MTK_WDT_MODE_DDR_RESERVE (0x0080)
- #define MTK_WDT_MODE_DUAL_MODE (0x0040)
- #define MTK_WDT_MODE_IN_DIS (0x0020) /* Reserved */
- #define MTK_WDT_MODE_AUTO_RESTART (0x0010) /* Reserved */
- #define MTK_WDT_MODE_IRQ (0x0008)
- #define MTK_WDT_MODE_EXTEN (0x0004)
- #define MTK_WDT_MODE_EXT_POL (0x0002)
- #define MTK_WDT_MODE_ENABLE (0x0001)
- /*WDT_LENGTH*/
- #define MTK_WDT_LENGTH_TIME_OUT (0xffe0)
- #define MTK_WDT_LENGTH_KEYMASK (0x001f)
- #define MTK_WDT_LENGTH_KEY (0x0008)
- /*WDT_RESTART*/
- #define MTK_WDT_RESTART_KEY (0x1971)
- /*WDT_STATUS*/
- #define MTK_WDT_STATUS_HWWDT_RST (0x80000000)
- #define MTK_WDT_STATUS_SWWDT_RST (0x40000000)
- #define MTK_WDT_STATUS_IRQWDT_RST (0x20000000)
- #define MTK_WDT_STATUS_DEBUGWDT_RST (0x00080000)
- #define MTK_WDT_STATUS_SPMWDT_RST (0x0002)
- #define MTK_WDT_STATUS_SPM_THERMAL_RST (0x0001)
- #define MTK_WDT_STATUS_THERMAL_DIRECT_RST (1<<18)
- #define MTK_WDT_STATUS_SECURITY_RST (1<<28)
- /*WDT_INTERVAL*/
- #define MTK_WDT_INTERVAL_MASK (0x0fff)
- /*WDT_SWRST*/
- #define MTK_WDT_SWRST_KEY (0x1209)
- /*WDT_SWSYSRST*/
- #define MTK_WDT_SWSYS_RST_PWRAP_SPI_CTL_RST (0x0800)
- #define MTK_WDT_SWSYS_RST_APMIXED_RST (0x0400)
- #define MTK_WDT_SWSYS_RST_MD_LITE_RST (0x0200)
- #define MTK_WDT_SWSYS_RST_INFRA_AO_RST (0x0100)
- #define MTK_WDT_SWSYS_RST_MD_RST (0x0080)
- #define MTK_WDT_SWSYS_RST_DDRPHY_RST (0x0040)
- #define MTK_WDT_SWSYS_RST_IMG_RST (0x0020)
- #define MTK_WDT_SWSYS_RST_VDEC_RST (0x0010)
- #define MTK_WDT_SWSYS_RST_VENC_RST (0x0008)
- #define MTK_WDT_SWSYS_RST_MFG_RST (0x0004)
- #define MTK_WDT_SWSYS_RST_DISP_RST (0x0002)
- #define MTK_WDT_SWSYS_RST_INFRA_RST (0x0001)
- /* #define MTK_WDT_SWSYS_RST_KEY (0x1500) */
- #define MTK_WDT_SWSYS_RST_KEY (0x88000000)
- /*MTK_WDT_REQ_IRQ*/
- #define MTK_WDT_REQ_IRQ_KEY (0x44000000)
- #define MTK_WDT_REQ_IRQ_DEBUG_EN (0x80000)
- #define MTK_WDT_REQ_IRQ_SPM_THERMAL_EN (0x0001)
- #define MTK_WDT_REQ_IRQ_SPM_SCPSYS_EN (0x0002)
- #define MTK_WDT_REQ_IRQ_THERMAL_EN (1<<18)
- /*MTK_WDT_REQ_MODE*/
- #define MTK_WDT_REQ_MODE_KEY (0x33000000)
- #define MTK_WDT_REQ_MODE_DEBUG_EN (0x80000)
- #define MTK_WDT_REQ_MODE_SPM_THERMAL (0x0001)
- #define MTK_WDT_REQ_MODE_SPM_SCPSYS (0x0002)
- #define MTK_WDT_REQ_MODE_THERMAL (1<<18)
- #endif /*__WDT_HW_H__*/
|