registers.h 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414
  1. /*
  2. * Copyright (c) 2014 MediaTek Inc.
  3. * Author: Flora Fu <flora.fu@mediatek.com>
  4. *
  5. * This program is free software; you can redistribute it and/or modify
  6. * it under the terms of the GNU General Public License version 2 as
  7. * published by the Free Software Foundation.
  8. *
  9. * This program is distributed in the hope that it will be useful,
  10. * but WITHOUT ANY WARRANTY; without even the implied warranty of
  11. * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  12. * GNU General Public License for more details.
  13. */
  14. #ifndef __MFD_MT6323_REGISTERS_H__
  15. #define __MFD_MT6323_REGISTERS_H__
  16. /* PMIC Registers */
  17. #define MT6323_CHR_CON0 0x0000
  18. #define MT6323_CHR_CON1 0x0002
  19. #define MT6323_CHR_CON2 0x0004
  20. #define MT6323_CHR_CON3 0x0006
  21. #define MT6323_CHR_CON4 0x0008
  22. #define MT6323_CHR_CON5 0x000A
  23. #define MT6323_CHR_CON6 0x000C
  24. #define MT6323_CHR_CON7 0x000E
  25. #define MT6323_CHR_CON8 0x0010
  26. #define MT6323_CHR_CON9 0x0012
  27. #define MT6323_CHR_CON10 0x0014
  28. #define MT6323_CHR_CON11 0x0016
  29. #define MT6323_CHR_CON12 0x0018
  30. #define MT6323_CHR_CON13 0x001A
  31. #define MT6323_CHR_CON14 0x001C
  32. #define MT6323_CHR_CON15 0x001E
  33. #define MT6323_CHR_CON16 0x0020
  34. #define MT6323_CHR_CON17 0x0022
  35. #define MT6323_CHR_CON18 0x0024
  36. #define MT6323_CHR_CON19 0x0026
  37. #define MT6323_CHR_CON20 0x0028
  38. #define MT6323_CHR_CON21 0x002A
  39. #define MT6323_CHR_CON22 0x002C
  40. #define MT6323_CHR_CON23 0x002E
  41. #define MT6323_CHR_CON24 0x0030
  42. #define MT6323_CHR_CON25 0x0032
  43. #define MT6323_CHR_CON26 0x0034
  44. #define MT6323_CHR_CON27 0x0036
  45. #define MT6323_CHR_CON28 0x0038
  46. #define MT6323_CHR_CON29 0x003A
  47. #define MT6323_STRUP_CON0 0x003C
  48. #define MT6323_STRUP_CON2 0x003E
  49. #define MT6323_STRUP_CON3 0x0040
  50. #define MT6323_STRUP_CON4 0x0042
  51. #define MT6323_STRUP_CON5 0x0044
  52. #define MT6323_STRUP_CON6 0x0046
  53. #define MT6323_STRUP_CON7 0x0048
  54. #define MT6323_STRUP_CON8 0x004A
  55. #define MT6323_STRUP_CON9 0x004C
  56. #define MT6323_STRUP_CON10 0x004E
  57. #define MT6323_STRUP_CON11 0x0050
  58. #define MT6323_SPK_CON0 0x0052
  59. #define MT6323_SPK_CON1 0x0054
  60. #define MT6323_SPK_CON2 0x0056
  61. #define MT6323_SPK_CON6 0x005E
  62. #define MT6323_SPK_CON7 0x0060
  63. #define MT6323_SPK_CON8 0x0062
  64. #define MT6323_SPK_CON9 0x0064
  65. #define MT6323_SPK_CON10 0x0066
  66. #define MT6323_SPK_CON11 0x0068
  67. #define MT6323_SPK_CON12 0x006A
  68. #define MT6323_CID 0x0100
  69. #define MT6323_TOP_CKPDN0 0x0102
  70. #define MT6323_TOP_CKPDN0_SET 0x0104
  71. #define MT6323_TOP_CKPDN0_CLR 0x0106
  72. #define MT6323_TOP_CKPDN1 0x0108
  73. #define MT6323_TOP_CKPDN1_SET 0x010A
  74. #define MT6323_TOP_CKPDN1_CLR 0x010C
  75. #define MT6323_TOP_CKPDN2 0x010E
  76. #define MT6323_TOP_CKPDN2_SET 0x0110
  77. #define MT6323_TOP_CKPDN2_CLR 0x0112
  78. #define MT6323_TOP_RST_CON 0x0114
  79. #define MT6323_TOP_RST_CON_SET 0x0116
  80. #define MT6323_TOP_RST_CON_CLR 0x0118
  81. #define MT6323_TOP_RST_MISC 0x011A
  82. #define MT6323_TOP_RST_MISC_SET 0x011C
  83. #define MT6323_TOP_RST_MISC_CLR 0x011E
  84. #define MT6323_TOP_CKCON0 0x0120
  85. #define MT6323_TOP_CKCON0_SET 0x0122
  86. #define MT6323_TOP_CKCON0_CLR 0x0124
  87. #define MT6323_TOP_CKCON1 0x0126
  88. #define MT6323_TOP_CKCON1_SET 0x0128
  89. #define MT6323_TOP_CKCON1_CLR 0x012A
  90. #define MT6323_TOP_CKTST0 0x012C
  91. #define MT6323_TOP_CKTST1 0x012E
  92. #define MT6323_TOP_CKTST2 0x0130
  93. #define MT6323_TEST_OUT 0x0132
  94. #define MT6323_TEST_CON0 0x0134
  95. #define MT6323_TEST_CON1 0x0136
  96. #define MT6323_EN_STATUS0 0x0138
  97. #define MT6323_EN_STATUS1 0x013A
  98. #define MT6323_OCSTATUS0 0x013C
  99. #define MT6323_OCSTATUS1 0x013E
  100. #define MT6323_PGSTATUS 0x0140
  101. #define MT6323_CHRSTATUS 0x0142
  102. #define MT6323_TDSEL_CON 0x0144
  103. #define MT6323_RDSEL_CON 0x0146
  104. #define MT6323_SMT_CON0 0x0148
  105. #define MT6323_SMT_CON1 0x014A
  106. #define MT6323_SMT_CON2 0x014C
  107. #define MT6323_SMT_CON3 0x014E
  108. #define MT6323_SMT_CON4 0x0150
  109. #define MT6323_DRV_CON0 0x0152
  110. #define MT6323_DRV_CON1 0x0154
  111. #define MT6323_DRV_CON2 0x0156
  112. #define MT6323_DRV_CON3 0x0158
  113. #define MT6323_DRV_CON4 0x015A
  114. #define MT6323_SIMLS1_CON 0x015C
  115. #define MT6323_SIMLS2_CON 0x015E
  116. #define MT6323_INT_CON0 0x0160
  117. #define MT6323_INT_CON0_SET 0x0162
  118. #define MT6323_INT_CON0_CLR 0x0164
  119. #define MT6323_INT_CON1 0x0166
  120. #define MT6323_INT_CON1_SET 0x0168
  121. #define MT6323_INT_CON1_CLR 0x016A
  122. #define MT6323_INT_MISC_CON 0x016C
  123. #define MT6323_INT_MISC_CON_SET 0x016E
  124. #define MT6323_INT_MISC_CON_CLR 0x0170
  125. #define MT6323_INT_STATUS0 0x0172
  126. #define MT6323_INT_STATUS1 0x0174
  127. #define MT6323_OC_GEAR_0 0x0176
  128. #define MT6323_OC_GEAR_1 0x0178
  129. #define MT6323_OC_GEAR_2 0x017A
  130. #define MT6323_OC_CTL_VPROC 0x017C
  131. #define MT6323_OC_CTL_VSYS 0x017E
  132. #define MT6323_OC_CTL_VPA 0x0180
  133. #define MT6323_FQMTR_CON0 0x0182
  134. #define MT6323_FQMTR_CON1 0x0184
  135. #define MT6323_FQMTR_CON2 0x0186
  136. #define MT6323_RG_SPI_CON 0x0188
  137. #define MT6323_DEW_DIO_EN 0x018A
  138. #define MT6323_DEW_READ_TEST 0x018C
  139. #define MT6323_DEW_WRITE_TEST 0x018E
  140. #define MT6323_DEW_CRC_SWRST 0x0190
  141. #define MT6323_DEW_CRC_EN 0x0192
  142. #define MT6323_DEW_CRC_VAL 0x0194
  143. #define MT6323_DEW_DBG_MON_SEL 0x0196
  144. #define MT6323_DEW_CIPHER_KEY_SEL 0x0198
  145. #define MT6323_DEW_CIPHER_IV_SEL 0x019A
  146. #define MT6323_DEW_CIPHER_EN 0x019C
  147. #define MT6323_DEW_CIPHER_RDY 0x019E
  148. #define MT6323_DEW_CIPHER_MODE 0x01A0
  149. #define MT6323_DEW_CIPHER_SWRST 0x01A2
  150. #define MT6323_DEW_RDDMY_NO 0x01A4
  151. #define MT6323_DEW_RDATA_DLY_SEL 0x01A6
  152. #define MT6323_BUCK_CON0 0x0200
  153. #define MT6323_BUCK_CON1 0x0202
  154. #define MT6323_BUCK_CON2 0x0204
  155. #define MT6323_BUCK_CON3 0x0206
  156. #define MT6323_BUCK_CON4 0x0208
  157. #define MT6323_BUCK_CON5 0x020A
  158. #define MT6323_VPROC_CON0 0x020C
  159. #define MT6323_VPROC_CON1 0x020E
  160. #define MT6323_VPROC_CON2 0x0210
  161. #define MT6323_VPROC_CON3 0x0212
  162. #define MT6323_VPROC_CON4 0x0214
  163. #define MT6323_VPROC_CON5 0x0216
  164. #define MT6323_VPROC_CON7 0x021A
  165. #define MT6323_VPROC_CON8 0x021C
  166. #define MT6323_VPROC_CON9 0x021E
  167. #define MT6323_VPROC_CON10 0x0220
  168. #define MT6323_VPROC_CON11 0x0222
  169. #define MT6323_VPROC_CON12 0x0224
  170. #define MT6323_VPROC_CON13 0x0226
  171. #define MT6323_VPROC_CON14 0x0228
  172. #define MT6323_VPROC_CON15 0x022A
  173. #define MT6323_VPROC_CON18 0x0230
  174. #define MT6323_VSYS_CON0 0x0232
  175. #define MT6323_VSYS_CON1 0x0234
  176. #define MT6323_VSYS_CON2 0x0236
  177. #define MT6323_VSYS_CON3 0x0238
  178. #define MT6323_VSYS_CON4 0x023A
  179. #define MT6323_VSYS_CON5 0x023C
  180. #define MT6323_VSYS_CON7 0x0240
  181. #define MT6323_VSYS_CON8 0x0242
  182. #define MT6323_VSYS_CON9 0x0244
  183. #define MT6323_VSYS_CON10 0x0246
  184. #define MT6323_VSYS_CON11 0x0248
  185. #define MT6323_VSYS_CON12 0x024A
  186. #define MT6323_VSYS_CON13 0x024C
  187. #define MT6323_VSYS_CON14 0x024E
  188. #define MT6323_VSYS_CON15 0x0250
  189. #define MT6323_VSYS_CON18 0x0256
  190. #define MT6323_VPA_CON0 0x0300
  191. #define MT6323_VPA_CON1 0x0302
  192. #define MT6323_VPA_CON2 0x0304
  193. #define MT6323_VPA_CON3 0x0306
  194. #define MT6323_VPA_CON4 0x0308
  195. #define MT6323_VPA_CON5 0x030A
  196. #define MT6323_VPA_CON7 0x030E
  197. #define MT6323_VPA_CON8 0x0310
  198. #define MT6323_VPA_CON9 0x0312
  199. #define MT6323_VPA_CON10 0x0314
  200. #define MT6323_VPA_CON11 0x0316
  201. #define MT6323_VPA_CON12 0x0318
  202. #define MT6323_VPA_CON14 0x031C
  203. #define MT6323_VPA_CON16 0x0320
  204. #define MT6323_VPA_CON17 0x0322
  205. #define MT6323_VPA_CON18 0x0324
  206. #define MT6323_VPA_CON19 0x0326
  207. #define MT6323_VPA_CON20 0x0328
  208. #define MT6323_BUCK_K_CON0 0x032A
  209. #define MT6323_BUCK_K_CON1 0x032C
  210. #define MT6323_BUCK_K_CON2 0x032E
  211. #define MT6323_ISINK0_CON0 0x0330
  212. #define MT6323_ISINK0_CON1 0x0332
  213. #define MT6323_ISINK0_CON2 0x0334
  214. #define MT6323_ISINK0_CON3 0x0336
  215. #define MT6323_ISINK1_CON0 0x0338
  216. #define MT6323_ISINK1_CON1 0x033A
  217. #define MT6323_ISINK1_CON2 0x033C
  218. #define MT6323_ISINK1_CON3 0x033E
  219. #define MT6323_ISINK2_CON0 0x0340
  220. #define MT6323_ISINK2_CON1 0x0342
  221. #define MT6323_ISINK2_CON2 0x0344
  222. #define MT6323_ISINK2_CON3 0x0346
  223. #define MT6323_ISINK3_CON0 0x0348
  224. #define MT6323_ISINK3_CON1 0x034A
  225. #define MT6323_ISINK3_CON2 0x034C
  226. #define MT6323_ISINK3_CON3 0x034E
  227. #define MT6323_ISINK_ANA0 0x0350
  228. #define MT6323_ISINK_ANA1 0x0352
  229. #define MT6323_ISINK_PHASE_DLY 0x0354
  230. #define MT6323_ISINK_EN_CTRL 0x0356
  231. #define MT6323_ANALDO_CON0 0x0400
  232. #define MT6323_ANALDO_CON1 0x0402
  233. #define MT6323_ANALDO_CON2 0x0404
  234. #define MT6323_ANALDO_CON3 0x0406
  235. #define MT6323_ANALDO_CON4 0x0408
  236. #define MT6323_ANALDO_CON5 0x040A
  237. #define MT6323_ANALDO_CON6 0x040C
  238. #define MT6323_ANALDO_CON7 0x040E
  239. #define MT6323_ANALDO_CON8 0x0410
  240. #define MT6323_ANALDO_CON10 0x0412
  241. #define MT6323_ANALDO_CON15 0x0414
  242. #define MT6323_ANALDO_CON16 0x0416
  243. #define MT6323_ANALDO_CON17 0x0418
  244. #define MT6323_ANALDO_CON18 0x041A
  245. #define MT6323_ANALDO_CON19 0x041C
  246. #define MT6323_ANALDO_CON20 0x041E
  247. #define MT6323_ANALDO_CON21 0x0420
  248. #define MT6323_DIGLDO_CON0 0x0500
  249. #define MT6323_DIGLDO_CON2 0x0502
  250. #define MT6323_DIGLDO_CON3 0x0504
  251. #define MT6323_DIGLDO_CON5 0x0506
  252. #define MT6323_DIGLDO_CON6 0x0508
  253. #define MT6323_DIGLDO_CON7 0x050A
  254. #define MT6323_DIGLDO_CON8 0x050C
  255. #define MT6323_DIGLDO_CON9 0x050E
  256. #define MT6323_DIGLDO_CON10 0x0510
  257. #define MT6323_DIGLDO_CON11 0x0512
  258. #define MT6323_DIGLDO_CON12 0x0514
  259. #define MT6323_DIGLDO_CON13 0x0516
  260. #define MT6323_DIGLDO_CON14 0x0518
  261. #define MT6323_DIGLDO_CON15 0x051A
  262. #define MT6323_DIGLDO_CON16 0x051C
  263. #define MT6323_DIGLDO_CON17 0x051E
  264. #define MT6323_DIGLDO_CON18 0x0520
  265. #define MT6323_DIGLDO_CON19 0x0522
  266. #define MT6323_DIGLDO_CON20 0x0524
  267. #define MT6323_DIGLDO_CON21 0x0526
  268. #define MT6323_DIGLDO_CON23 0x0528
  269. #define MT6323_DIGLDO_CON24 0x052A
  270. #define MT6323_DIGLDO_CON26 0x052C
  271. #define MT6323_DIGLDO_CON27 0x052E
  272. #define MT6323_DIGLDO_CON28 0x0530
  273. #define MT6323_DIGLDO_CON29 0x0532
  274. #define MT6323_DIGLDO_CON30 0x0534
  275. #define MT6323_DIGLDO_CON31 0x0536
  276. #define MT6323_DIGLDO_CON32 0x0538
  277. #define MT6323_DIGLDO_CON33 0x053A
  278. #define MT6323_DIGLDO_CON34 0x053C
  279. #define MT6323_DIGLDO_CON35 0x053E
  280. #define MT6323_DIGLDO_CON36 0x0540
  281. #define MT6323_DIGLDO_CON39 0x0542
  282. #define MT6323_DIGLDO_CON40 0x0544
  283. #define MT6323_DIGLDO_CON41 0x0546
  284. #define MT6323_DIGLDO_CON42 0x0548
  285. #define MT6323_DIGLDO_CON43 0x054A
  286. #define MT6323_DIGLDO_CON44 0x054C
  287. #define MT6323_DIGLDO_CON45 0x054E
  288. #define MT6323_DIGLDO_CON46 0x0550
  289. #define MT6323_DIGLDO_CON47 0x0552
  290. #define MT6323_DIGLDO_CON48 0x0554
  291. #define MT6323_DIGLDO_CON49 0x0556
  292. #define MT6323_DIGLDO_CON50 0x0558
  293. #define MT6323_DIGLDO_CON51 0x055A
  294. #define MT6323_DIGLDO_CON52 0x055C
  295. #define MT6323_DIGLDO_CON53 0x055E
  296. #define MT6323_DIGLDO_CON54 0x0560
  297. #define MT6323_EFUSE_CON0 0x0600
  298. #define MT6323_EFUSE_CON1 0x0602
  299. #define MT6323_EFUSE_CON2 0x0604
  300. #define MT6323_EFUSE_CON3 0x0606
  301. #define MT6323_EFUSE_CON4 0x0608
  302. #define MT6323_EFUSE_CON5 0x060A
  303. #define MT6323_EFUSE_CON6 0x060C
  304. #define MT6323_EFUSE_VAL_0_15 0x060E
  305. #define MT6323_EFUSE_VAL_16_31 0x0610
  306. #define MT6323_EFUSE_VAL_32_47 0x0612
  307. #define MT6323_EFUSE_VAL_48_63 0x0614
  308. #define MT6323_EFUSE_VAL_64_79 0x0616
  309. #define MT6323_EFUSE_VAL_80_95 0x0618
  310. #define MT6323_EFUSE_VAL_96_111 0x061A
  311. #define MT6323_EFUSE_VAL_112_127 0x061C
  312. #define MT6323_EFUSE_VAL_128_143 0x061E
  313. #define MT6323_EFUSE_VAL_144_159 0x0620
  314. #define MT6323_EFUSE_VAL_160_175 0x0622
  315. #define MT6323_EFUSE_VAL_176_191 0x0624
  316. #define MT6323_EFUSE_DOUT_0_15 0x0626
  317. #define MT6323_EFUSE_DOUT_16_31 0x0628
  318. #define MT6323_EFUSE_DOUT_32_47 0x062A
  319. #define MT6323_EFUSE_DOUT_48_63 0x062C
  320. #define MT6323_EFUSE_DOUT_64_79 0x062E
  321. #define MT6323_EFUSE_DOUT_80_95 0x0630
  322. #define MT6323_EFUSE_DOUT_96_111 0x0632
  323. #define MT6323_EFUSE_DOUT_112_127 0x0634
  324. #define MT6323_EFUSE_DOUT_128_143 0x0636
  325. #define MT6323_EFUSE_DOUT_144_159 0x0638
  326. #define MT6323_EFUSE_DOUT_160_175 0x063A
  327. #define MT6323_EFUSE_DOUT_176_191 0x063C
  328. #define MT6323_EFUSE_CON7 0x063E
  329. #define MT6323_EFUSE_CON8 0x0640
  330. #define MT6323_EFUSE_CON9 0x0642
  331. #define MT6323_RTC_MIX_CON0 0x0644
  332. #define MT6323_RTC_MIX_CON1 0x0646
  333. #define MT6323_AUDTOP_CON0 0x0700
  334. #define MT6323_AUDTOP_CON1 0x0702
  335. #define MT6323_AUDTOP_CON2 0x0704
  336. #define MT6323_AUDTOP_CON3 0x0706
  337. #define MT6323_AUDTOP_CON4 0x0708
  338. #define MT6323_AUDTOP_CON5 0x070A
  339. #define MT6323_AUDTOP_CON6 0x070C
  340. #define MT6323_AUDTOP_CON7 0x070E
  341. #define MT6323_AUDTOP_CON8 0x0710
  342. #define MT6323_AUDTOP_CON9 0x0712
  343. #define MT6323_AUXADC_ADC0 0x0714
  344. #define MT6323_AUXADC_ADC1 0x0716
  345. #define MT6323_AUXADC_ADC2 0x0718
  346. #define MT6323_AUXADC_ADC3 0x071A
  347. #define MT6323_AUXADC_ADC4 0x071C
  348. #define MT6323_AUXADC_ADC5 0x071E
  349. #define MT6323_AUXADC_ADC6 0x0720
  350. #define MT6323_AUXADC_ADC7 0x0722
  351. #define MT6323_AUXADC_ADC8 0x0724
  352. #define MT6323_AUXADC_ADC9 0x0726
  353. #define MT6323_AUXADC_ADC10 0x0728
  354. #define MT6323_AUXADC_ADC11 0x072A
  355. #define MT6323_AUXADC_ADC12 0x072C
  356. #define MT6323_AUXADC_ADC13 0x072E
  357. #define MT6323_AUXADC_ADC14 0x0730
  358. #define MT6323_AUXADC_ADC15 0x0732
  359. #define MT6323_AUXADC_ADC16 0x0734
  360. #define MT6323_AUXADC_ADC17 0x0736
  361. #define MT6323_AUXADC_ADC18 0x0738
  362. #define MT6323_AUXADC_ADC19 0x073A
  363. #define MT6323_AUXADC_ADC20 0x073C
  364. #define MT6323_AUXADC_RSV1 0x073E
  365. #define MT6323_AUXADC_RSV2 0x0740
  366. #define MT6323_AUXADC_CON0 0x0742
  367. #define MT6323_AUXADC_CON1 0x0744
  368. #define MT6323_AUXADC_CON2 0x0746
  369. #define MT6323_AUXADC_CON3 0x0748
  370. #define MT6323_AUXADC_CON4 0x074A
  371. #define MT6323_AUXADC_CON5 0x074C
  372. #define MT6323_AUXADC_CON6 0x074E
  373. #define MT6323_AUXADC_CON7 0x0750
  374. #define MT6323_AUXADC_CON8 0x0752
  375. #define MT6323_AUXADC_CON9 0x0754
  376. #define MT6323_AUXADC_CON10 0x0756
  377. #define MT6323_AUXADC_CON11 0x0758
  378. #define MT6323_AUXADC_CON12 0x075A
  379. #define MT6323_AUXADC_CON13 0x075C
  380. #define MT6323_AUXADC_CON14 0x075E
  381. #define MT6323_AUXADC_CON15 0x0760
  382. #define MT6323_AUXADC_CON16 0x0762
  383. #define MT6323_AUXADC_CON17 0x0764
  384. #define MT6323_AUXADC_CON18 0x0766
  385. #define MT6323_AUXADC_CON19 0x0768
  386. #define MT6323_AUXADC_CON20 0x076A
  387. #define MT6323_AUXADC_CON21 0x076C
  388. #define MT6323_AUXADC_CON22 0x076E
  389. #define MT6323_AUXADC_CON23 0x0770
  390. #define MT6323_AUXADC_CON24 0x0772
  391. #define MT6323_AUXADC_CON25 0x0774
  392. #define MT6323_AUXADC_CON26 0x0776
  393. #define MT6323_AUXADC_CON27 0x0778
  394. #define MT6323_ACCDET_CON0 0x077A
  395. #define MT6323_ACCDET_CON1 0x077C
  396. #define MT6323_ACCDET_CON2 0x077E
  397. #define MT6323_ACCDET_CON3 0x0780
  398. #define MT6323_ACCDET_CON4 0x0782
  399. #define MT6323_ACCDET_CON5 0x0784
  400. #define MT6323_ACCDET_CON6 0x0786
  401. #define MT6323_ACCDET_CON7 0x0788
  402. #define MT6323_ACCDET_CON8 0x078A
  403. #define MT6323_ACCDET_CON9 0x078C
  404. #define MT6323_ACCDET_CON10 0x078E
  405. #define MT6323_ACCDET_CON11 0x0790
  406. #define MT6323_ACCDET_CON12 0x0792
  407. #define MT6323_ACCDET_CON13 0x0794
  408. #define MT6323_ACCDET_CON14 0x0796
  409. #define MT6323_ACCDET_CON15 0x0798
  410. #define MT6323_ACCDET_CON16 0x079A
  411. #endif /* __MFD_MT6323_REGISTERS_H__ */