sun6i-dma.txt 1.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445
  1. Allwinner A31 DMA Controller
  2. This driver follows the generic DMA bindings defined in dma.txt.
  3. Required properties:
  4. - compatible: Must be "allwinner,sun6i-a31-dma"
  5. - reg: Should contain the registers base address and length
  6. - interrupts: Should contain a reference to the interrupt used by this device
  7. - clocks: Should contain a reference to the parent AHB clock
  8. - resets: Should contain a reference to the reset controller asserting
  9. this device in reset
  10. - #dma-cells : Should be 1, a single cell holding a line request number
  11. Example:
  12. dma: dma-controller@01c02000 {
  13. compatible = "allwinner,sun6i-a31-dma";
  14. reg = <0x01c02000 0x1000>;
  15. interrupts = <0 50 4>;
  16. clocks = <&ahb1_gates 6>;
  17. resets = <&ahb1_rst 6>;
  18. #dma-cells = <1>;
  19. };
  20. Clients:
  21. DMA clients connected to the A31 DMA controller must use the format
  22. described in the dma.txt file, using a two-cell specifier for each
  23. channel: a phandle plus one integer cells.
  24. The two cells in order are:
  25. 1. A phandle pointing to the DMA controller.
  26. 2. The port ID as specified in the datasheet
  27. Example:
  28. spi2: spi@01c6a000 {
  29. compatible = "allwinner,sun6i-a31-spi";
  30. reg = <0x01c6a000 0x1000>;
  31. interrupts = <0 67 4>;
  32. clocks = <&ahb1_gates 22>, <&spi2_clk>;
  33. clock-names = "ahb", "mod";
  34. dmas = <&dma 25>, <&dma 25>;
  35. dma-names = "rx", "tx";
  36. resets = <&ahb1_rst 22>;
  37. };