mdp.txt 1022 B

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. Qualcomm adreno/snapdragon display controller
  2. Required properties:
  3. - compatible:
  4. * "qcom,mdp" - mdp4
  5. - reg: Physical base address and length of the controller's registers.
  6. - interrupts: The interrupt signal from the display controller.
  7. - connectors: array of phandles for output device(s)
  8. - clocks: device clocks
  9. See ../clocks/clock-bindings.txt for details.
  10. - clock-names: the following clocks are required:
  11. * "core_clk"
  12. * "iface_clk"
  13. * "lut_clk"
  14. * "src_clk"
  15. * "hdmi_clk"
  16. * "mpd_clk"
  17. Optional properties:
  18. - gpus: phandle for gpu device
  19. Example:
  20. / {
  21. ...
  22. mdp: qcom,mdp@5100000 {
  23. compatible = "qcom,mdp";
  24. reg = <0x05100000 0xf0000>;
  25. interrupts = <GIC_SPI 75 0>;
  26. connectors = <&hdmi>;
  27. gpus = <&gpu>;
  28. clock-names =
  29. "core_clk",
  30. "iface_clk",
  31. "lut_clk",
  32. "src_clk",
  33. "hdmi_clk",
  34. "mdp_clk";
  35. clocks =
  36. <&mmcc MDP_SRC>,
  37. <&mmcc MDP_AHB_CLK>,
  38. <&mmcc MDP_LUT_CLK>,
  39. <&mmcc TV_SRC>,
  40. <&mmcc HDMI_TV_CLK>,
  41. <&mmcc MDP_TV_CLK>;
  42. };
  43. };