rcar-gen2-phy.txt 1.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051
  1. * Renesas R-Car generation 2 USB PHY
  2. This file provides information on what the device node for the R-Car generation
  3. 2 USB PHY contains.
  4. Required properties:
  5. - compatible: "renesas,usb-phy-r8a7790" if the device is a part of R8A7790 SoC.
  6. "renesas,usb-phy-r8a7791" if the device is a part of R8A7791 SoC.
  7. - reg: offset and length of the register block.
  8. - #address-cells: number of address cells for the USB channel subnodes, must
  9. be <1>.
  10. - #size-cells: number of size cells for the USB channel subnodes, must be <0>.
  11. - clocks: clock phandle and specifier pair.
  12. - clock-names: string, clock input name, must be "usbhs".
  13. The USB PHY device tree node should have the subnodes corresponding to the USB
  14. channels. These subnodes must contain the following properties:
  15. - reg: the USB controller selector; see the table below for the values.
  16. - #phy-cells: see phy-bindings.txt in the same directory, must be <1>.
  17. The phandle's argument in the PHY specifier is the USB controller selector for
  18. the USB channel; see the selector meanings below:
  19. +-----------+---------------+---------------+
  20. |\ Selector | | |
  21. + --------- + 0 | 1 |
  22. | Channel \| | |
  23. +-----------+---------------+---------------+
  24. | 0 | PCI EHCI/OHCI | HS-USB |
  25. | 2 | PCI EHCI/OHCI | xHCI |
  26. +-----------+---------------+---------------+
  27. Example (Lager board):
  28. usb-phy@e6590100 {
  29. compatible = "renesas,usb-phy-r8a7790";
  30. reg = <0 0xe6590100 0 0x100>;
  31. #address-cells = <1>;
  32. #size-cells = <0>;
  33. clocks = <&mstp7_clks R8A7790_CLK_HSUSB>;
  34. clock-names = "usbhs";
  35. usb-channel@0 {
  36. reg = <0>;
  37. #phy-cells = <1>;
  38. };
  39. usb-channel@2 {
  40. reg = <2>;
  41. #phy-cells = <1>;
  42. };
  43. };