spi-fsl-dspi.txt 1.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. ARM Freescale DSPI controller
  2. Required properties:
  3. - compatible : "fsl,vf610-dspi"
  4. - reg : Offset and length of the register set for the device
  5. - interrupts : Should contain SPI controller interrupt
  6. - clocks: from common clock binding: handle to dspi clock.
  7. - clock-names: from common clock binding: Shall be "dspi".
  8. - pinctrl-0: pin control group to be used for this controller.
  9. - pinctrl-names: must contain a "default" entry.
  10. - spi-num-chipselects : the number of the chipselect signals.
  11. - bus-num : the slave chip chipselect signal number.
  12. Optional property:
  13. - big-endian: If present the dspi device's registers are implemented
  14. in big endian mode, otherwise in native mode(same with CPU), for more
  15. detail please see: Documentation/devicetree/bindings/regmap/regmap.txt.
  16. Example:
  17. dspi0@4002c000 {
  18. #address-cells = <1>;
  19. #size-cells = <0>;
  20. compatible = "fsl,vf610-dspi";
  21. reg = <0x4002c000 0x1000>;
  22. interrupts = <0 67 0x04>;
  23. clocks = <&clks VF610_CLK_DSPI0>;
  24. clock-names = "dspi";
  25. spi-num-chipselects = <5>;
  26. bus-num = <0>;
  27. pinctrl-names = "default";
  28. pinctrl-0 = <&pinctrl_dspi0_1>;
  29. big-endian;
  30. status = "okay";
  31. sflash: at26df081a@0 {
  32. #address-cells = <1>;
  33. #size-cells = <1>;
  34. compatible = "atmel,at26df081a";
  35. spi-max-frequency = <16000000>;
  36. spi-cpol;
  37. spi-cpha;
  38. reg = <0>;
  39. linux,modalias = "m25p80";
  40. modal = "at26df081a";
  41. };
  42. };