clk-divider.c 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463
  1. /*
  2. * Copyright (C) 2011 Sascha Hauer, Pengutronix <s.hauer@pengutronix.de>
  3. * Copyright (C) 2011 Richard Zhao, Linaro <richard.zhao@linaro.org>
  4. * Copyright (C) 2011-2012 Mike Turquette, Linaro Ltd <mturquette@linaro.org>
  5. *
  6. * This program is free software; you can redistribute it and/or modify
  7. * it under the terms of the GNU General Public License version 2 as
  8. * published by the Free Software Foundation.
  9. *
  10. * Adjustable divider clock implementation
  11. */
  12. #include <linux/clk-provider.h>
  13. #include <linux/module.h>
  14. #include <linux/slab.h>
  15. #include <linux/io.h>
  16. #include <linux/err.h>
  17. #include <linux/string.h>
  18. #include <linux/log2.h>
  19. /*
  20. * DOC: basic adjustable divider clock that cannot gate
  21. *
  22. * Traits of this clock:
  23. * prepare - clk_prepare only ensures that parents are prepared
  24. * enable - clk_enable only ensures that parents are enabled
  25. * rate - rate is adjustable. clk->rate = DIV_ROUND_UP(parent->rate / divisor)
  26. * parent - fixed parent. No clk_set_parent support
  27. */
  28. #define to_clk_divider(_hw) container_of(_hw, struct clk_divider, hw)
  29. #define div_mask(d) ((1 << ((d)->width)) - 1)
  30. static unsigned int _get_table_maxdiv(const struct clk_div_table *table)
  31. {
  32. unsigned int maxdiv = 0;
  33. const struct clk_div_table *clkt;
  34. for (clkt = table; clkt->div; clkt++)
  35. if (clkt->div > maxdiv)
  36. maxdiv = clkt->div;
  37. return maxdiv;
  38. }
  39. static unsigned int _get_table_mindiv(const struct clk_div_table *table)
  40. {
  41. unsigned int mindiv = UINT_MAX;
  42. const struct clk_div_table *clkt;
  43. for (clkt = table; clkt->div; clkt++)
  44. if (clkt->div < mindiv)
  45. mindiv = clkt->div;
  46. return mindiv;
  47. }
  48. static unsigned int _get_maxdiv(struct clk_divider *divider)
  49. {
  50. if (divider->flags & CLK_DIVIDER_ONE_BASED)
  51. return div_mask(divider);
  52. if (divider->flags & CLK_DIVIDER_POWER_OF_TWO)
  53. return 1 << div_mask(divider);
  54. if (divider->table)
  55. return _get_table_maxdiv(divider->table);
  56. return div_mask(divider) + 1;
  57. }
  58. static unsigned int _get_table_div(const struct clk_div_table *table,
  59. unsigned int val)
  60. {
  61. const struct clk_div_table *clkt;
  62. for (clkt = table; clkt->div; clkt++)
  63. if (clkt->val == val)
  64. return clkt->div;
  65. return 0;
  66. }
  67. static unsigned int _get_div(struct clk_divider *divider, unsigned int val)
  68. {
  69. if (divider->flags & CLK_DIVIDER_ONE_BASED)
  70. return val;
  71. if (divider->flags & CLK_DIVIDER_POWER_OF_TWO)
  72. return 1 << val;
  73. if (divider->table)
  74. return _get_table_div(divider->table, val);
  75. return val + 1;
  76. }
  77. static unsigned int _get_table_val(const struct clk_div_table *table,
  78. unsigned int div)
  79. {
  80. const struct clk_div_table *clkt;
  81. for (clkt = table; clkt->div; clkt++)
  82. if (clkt->div == div)
  83. return clkt->val;
  84. return 0;
  85. }
  86. static unsigned int _get_val(struct clk_divider *divider, unsigned int div)
  87. {
  88. if (divider->flags & CLK_DIVIDER_ONE_BASED)
  89. return div;
  90. if (divider->flags & CLK_DIVIDER_POWER_OF_TWO)
  91. return __ffs(div);
  92. if (divider->table)
  93. return _get_table_val(divider->table, div);
  94. return div - 1;
  95. }
  96. static unsigned long clk_divider_recalc_rate(struct clk_hw *hw,
  97. unsigned long parent_rate)
  98. {
  99. struct clk_divider *divider = to_clk_divider(hw);
  100. unsigned int div, val;
  101. val = clk_readl(divider->reg) >> divider->shift;
  102. val &= div_mask(divider);
  103. div = _get_div(divider, val);
  104. if (!div) {
  105. WARN(!(divider->flags & CLK_DIVIDER_ALLOW_ZERO),
  106. "%s: Zero divisor and CLK_DIVIDER_ALLOW_ZERO not set\n",
  107. __clk_get_name(hw->clk));
  108. return parent_rate;
  109. }
  110. return DIV_ROUND_UP(parent_rate, div);
  111. }
  112. static bool _is_valid_table_div(const struct clk_div_table *table,
  113. unsigned int div)
  114. {
  115. const struct clk_div_table *clkt;
  116. for (clkt = table; clkt->div; clkt++)
  117. if (clkt->div == div)
  118. return true;
  119. return false;
  120. }
  121. static bool _is_valid_div(struct clk_divider *divider, unsigned int div)
  122. {
  123. if (divider->flags & CLK_DIVIDER_POWER_OF_TWO)
  124. return is_power_of_2(div);
  125. if (divider->table)
  126. return _is_valid_table_div(divider->table, div);
  127. return true;
  128. }
  129. static int _round_up_table(const struct clk_div_table *table, int div)
  130. {
  131. const struct clk_div_table *clkt;
  132. int up = INT_MAX;
  133. for (clkt = table; clkt->div; clkt++) {
  134. if (clkt->div == div)
  135. return clkt->div;
  136. else if (clkt->div < div)
  137. continue;
  138. if ((clkt->div - div) < (up - div))
  139. up = clkt->div;
  140. }
  141. return up;
  142. }
  143. static int _round_down_table(const struct clk_div_table *table, int div)
  144. {
  145. const struct clk_div_table *clkt;
  146. int down = _get_table_mindiv(table);
  147. for (clkt = table; clkt->div; clkt++) {
  148. if (clkt->div == div)
  149. return clkt->div;
  150. else if (clkt->div > div)
  151. continue;
  152. if ((div - clkt->div) < (div - down))
  153. down = clkt->div;
  154. }
  155. return down;
  156. }
  157. static int _div_round_up(struct clk_divider *divider,
  158. unsigned long parent_rate, unsigned long rate)
  159. {
  160. int div = DIV_ROUND_UP(parent_rate, rate);
  161. if (divider->flags & CLK_DIVIDER_POWER_OF_TWO)
  162. div = __roundup_pow_of_two(div);
  163. if (divider->table)
  164. div = _round_up_table(divider->table, div);
  165. return div;
  166. }
  167. static int _div_round_closest(struct clk_divider *divider,
  168. unsigned long parent_rate, unsigned long rate)
  169. {
  170. int up, down, div;
  171. unsigned long up_rate, down_rate;
  172. up = down = div = DIV_ROUND_CLOSEST(parent_rate, rate);
  173. if (divider->flags & CLK_DIVIDER_POWER_OF_TWO) {
  174. up = __roundup_pow_of_two(div);
  175. down = __rounddown_pow_of_two(div);
  176. } else if (divider->table) {
  177. up = _round_up_table(divider->table, div);
  178. down = _round_down_table(divider->table, div);
  179. }
  180. up_rate = DIV_ROUND_UP(parent_rate, up);
  181. down_rate = DIV_ROUND_UP(parent_rate, down);
  182. return (rate - up_rate) <= (down_rate - rate) ? up : down;
  183. }
  184. static int _div_round(struct clk_divider *divider, unsigned long parent_rate,
  185. unsigned long rate)
  186. {
  187. if (divider->flags & CLK_DIVIDER_ROUND_CLOSEST)
  188. return _div_round_closest(divider, parent_rate, rate);
  189. return _div_round_up(divider, parent_rate, rate);
  190. }
  191. static bool _is_best_div(struct clk_divider *divider,
  192. unsigned long rate, unsigned long now, unsigned long best)
  193. {
  194. if (divider->flags & CLK_DIVIDER_ROUND_CLOSEST)
  195. return abs(rate - now) < abs(rate - best);
  196. return now <= rate && now > best;
  197. }
  198. static int _next_div(struct clk_divider *divider, int div)
  199. {
  200. div++;
  201. if (divider->flags & CLK_DIVIDER_POWER_OF_TWO)
  202. return __roundup_pow_of_two(div);
  203. if (divider->table)
  204. return _round_up_table(divider->table, div);
  205. return div;
  206. }
  207. static int clk_divider_bestdiv(struct clk_hw *hw, unsigned long rate,
  208. unsigned long *best_parent_rate)
  209. {
  210. struct clk_divider *divider = to_clk_divider(hw);
  211. int i, bestdiv = 0;
  212. unsigned long parent_rate, best = 0, now, maxdiv;
  213. unsigned long parent_rate_saved = *best_parent_rate;
  214. if (!rate)
  215. rate = 1;
  216. /* if read only, just return current value */
  217. if (divider->flags & CLK_DIVIDER_READ_ONLY) {
  218. bestdiv = readl(divider->reg) >> divider->shift;
  219. bestdiv &= div_mask(divider);
  220. bestdiv = _get_div(divider, bestdiv);
  221. return bestdiv;
  222. }
  223. maxdiv = _get_maxdiv(divider);
  224. if (!(__clk_get_flags(hw->clk) & CLK_SET_RATE_PARENT)) {
  225. parent_rate = *best_parent_rate;
  226. bestdiv = _div_round(divider, parent_rate, rate);
  227. bestdiv = bestdiv == 0 ? 1 : bestdiv;
  228. bestdiv = bestdiv > maxdiv ? maxdiv : bestdiv;
  229. return bestdiv;
  230. }
  231. /*
  232. * The maximum divider we can use without overflowing
  233. * unsigned long in rate * i below
  234. */
  235. maxdiv = min(ULONG_MAX / rate, maxdiv);
  236. for (i = 1; i <= maxdiv; i = _next_div(divider, i)) {
  237. if (!_is_valid_div(divider, i))
  238. continue;
  239. if (rate * i == parent_rate_saved) {
  240. /*
  241. * It's the most ideal case if the requested rate can be
  242. * divided from parent clock without needing to change
  243. * parent rate, so return the divider immediately.
  244. */
  245. *best_parent_rate = parent_rate_saved;
  246. return i;
  247. }
  248. parent_rate = __clk_round_rate(__clk_get_parent(hw->clk),
  249. rate * i);
  250. now = DIV_ROUND_UP(parent_rate, i);
  251. if (_is_best_div(divider, rate, now, best)) {
  252. bestdiv = i;
  253. best = now;
  254. *best_parent_rate = parent_rate;
  255. }
  256. }
  257. if (!bestdiv) {
  258. bestdiv = _get_maxdiv(divider);
  259. *best_parent_rate = __clk_round_rate(__clk_get_parent(hw->clk), 1);
  260. }
  261. return bestdiv;
  262. }
  263. static long clk_divider_round_rate(struct clk_hw *hw, unsigned long rate,
  264. unsigned long *prate)
  265. {
  266. int div;
  267. div = clk_divider_bestdiv(hw, rate, prate);
  268. return DIV_ROUND_UP(*prate, div);
  269. }
  270. static int clk_divider_set_rate(struct clk_hw *hw, unsigned long rate,
  271. unsigned long parent_rate)
  272. {
  273. struct clk_divider *divider = to_clk_divider(hw);
  274. unsigned int div, value;
  275. unsigned long flags = 0;
  276. u32 val;
  277. div = DIV_ROUND_UP(parent_rate, rate);
  278. if (!_is_valid_div(divider, div))
  279. return -EINVAL;
  280. value = _get_val(divider, div);
  281. if (value > div_mask(divider))
  282. value = div_mask(divider);
  283. if (divider->lock)
  284. spin_lock_irqsave(divider->lock, flags);
  285. if (divider->flags & CLK_DIVIDER_HIWORD_MASK) {
  286. val = div_mask(divider) << (divider->shift + 16);
  287. } else {
  288. val = clk_readl(divider->reg);
  289. val &= ~(div_mask(divider) << divider->shift);
  290. }
  291. val |= value << divider->shift;
  292. clk_writel(val, divider->reg);
  293. if (divider->lock)
  294. spin_unlock_irqrestore(divider->lock, flags);
  295. return 0;
  296. }
  297. const struct clk_ops clk_divider_ops = {
  298. .recalc_rate = clk_divider_recalc_rate,
  299. .round_rate = clk_divider_round_rate,
  300. .set_rate = clk_divider_set_rate,
  301. };
  302. EXPORT_SYMBOL_GPL(clk_divider_ops);
  303. static struct clk *_register_divider(struct device *dev, const char *name,
  304. const char *parent_name, unsigned long flags,
  305. void __iomem *reg, u8 shift, u8 width,
  306. u8 clk_divider_flags, const struct clk_div_table *table,
  307. spinlock_t *lock)
  308. {
  309. struct clk_divider *div;
  310. struct clk *clk;
  311. struct clk_init_data init;
  312. if (clk_divider_flags & CLK_DIVIDER_HIWORD_MASK) {
  313. if (width + shift > 16) {
  314. pr_warn("divider value exceeds LOWORD field\n");
  315. return ERR_PTR(-EINVAL);
  316. }
  317. }
  318. /* allocate the divider */
  319. div = kzalloc(sizeof(struct clk_divider), GFP_KERNEL);
  320. if (!div) {
  321. pr_err("%s: could not allocate divider clk\n", __func__);
  322. return ERR_PTR(-ENOMEM);
  323. }
  324. init.name = name;
  325. init.ops = &clk_divider_ops;
  326. init.flags = flags | CLK_IS_BASIC;
  327. init.parent_names = (parent_name ? &parent_name: NULL);
  328. init.num_parents = (parent_name ? 1 : 0);
  329. /* struct clk_divider assignments */
  330. div->reg = reg;
  331. div->shift = shift;
  332. div->width = width;
  333. div->flags = clk_divider_flags;
  334. div->lock = lock;
  335. div->hw.init = &init;
  336. div->table = table;
  337. /* register the clock */
  338. clk = clk_register(dev, &div->hw);
  339. if (IS_ERR(clk))
  340. kfree(div);
  341. return clk;
  342. }
  343. /**
  344. * clk_register_divider - register a divider clock with the clock framework
  345. * @dev: device registering this clock
  346. * @name: name of this clock
  347. * @parent_name: name of clock's parent
  348. * @flags: framework-specific flags
  349. * @reg: register address to adjust divider
  350. * @shift: number of bits to shift the bitfield
  351. * @width: width of the bitfield
  352. * @clk_divider_flags: divider-specific flags for this clock
  353. * @lock: shared register lock for this clock
  354. */
  355. struct clk *clk_register_divider(struct device *dev, const char *name,
  356. const char *parent_name, unsigned long flags,
  357. void __iomem *reg, u8 shift, u8 width,
  358. u8 clk_divider_flags, spinlock_t *lock)
  359. {
  360. return _register_divider(dev, name, parent_name, flags, reg, shift,
  361. width, clk_divider_flags, NULL, lock);
  362. }
  363. EXPORT_SYMBOL_GPL(clk_register_divider);
  364. /**
  365. * clk_register_divider_table - register a table based divider clock with
  366. * the clock framework
  367. * @dev: device registering this clock
  368. * @name: name of this clock
  369. * @parent_name: name of clock's parent
  370. * @flags: framework-specific flags
  371. * @reg: register address to adjust divider
  372. * @shift: number of bits to shift the bitfield
  373. * @width: width of the bitfield
  374. * @clk_divider_flags: divider-specific flags for this clock
  375. * @table: array of divider/value pairs ending with a div set to 0
  376. * @lock: shared register lock for this clock
  377. */
  378. struct clk *clk_register_divider_table(struct device *dev, const char *name,
  379. const char *parent_name, unsigned long flags,
  380. void __iomem *reg, u8 shift, u8 width,
  381. u8 clk_divider_flags, const struct clk_div_table *table,
  382. spinlock_t *lock)
  383. {
  384. return _register_divider(dev, name, parent_name, flags, reg, shift,
  385. width, clk_divider_flags, table, lock);
  386. }
  387. EXPORT_SYMBOL_GPL(clk_register_divider_table);